

Dr. J. E. Rayas Sánchez Journal Papers [R36] J. E. RayasSánchez and J. A. ReynosoHernández, “An overview on RF and microwave research in Latin America: scanning Latin American research on microwaves,” IEEE Microwave Magazine, vol. 24, no. 5, pp. 4557, May 2023. [R35] J. W. Bandler and J. E. RayasSánchez, “An early history of optimization technology for automated design of microwave circuits,” IEEE J. of Microwaves, vol. 3, no. 1, pp. 319337, Jan. 2023. [R34] G. P. Gibiino, J. E. RayasSánchez, J. B. King, M. Pirola, R. Khazaka, Q. J. Zhang, D. E. Root, and J. W. Bandler, “TC2 Design Automation Committee—On the future of RF and microwave design automation—2022,” IEEE Microwave Magazine, vol. 23, no. 11, pp. 104105, Nov. 2022. [R33] W. Che, R. Mansour, X. Gong, and J. RayasSánchez, “The MTTS Education Committee–Promoting education for all–2022,” IEEE Microwave Magazine, vol. 23, no. 11, pp. 8486, Nov. 2022. [R32] A. E. MorenoMojica and J. E. RayasSánchez, “Frequency and timedomain yield optimization of a power delivery network subject to large decoupling capacitor tolerances,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, early access version (published online: 30 March 2022). [R31] A. ViverosWacher, R. BacaBaylón, F. E. RangelPatiño, J. L. SilvaCortés, E. A. VegaOchoa, and J. E. RayasSánchez, “Fast jitter tolerance testing for highspeed serial links in postsilicon validation,” IEEE Trans. Electromagnetic Compatibility, vol. 64, no. 2, pp. 516523, Apr. 2022. [R30] J. E. RayasSánchez, S. Koziel, and J. W. Bandler, “Advanced RF and microwave design optimization: a journey and a vision of future trends,” IEEE J. of Microwaves, vol. 1, no. 1, pp. 481493, Jan. 2021. [R29] F. J. LealRomo, J. E. RayasSánchez, and J. L. ChávezHurtado, “Surrogatebased analysis and design optimization of power delivery networks,” IEEE Trans. Electromagnetic Compatibility, vol. 62, no. 6, pp. 25282537, Dec. 2020. [R28] G. RafaelValdivia and J. E. RayasSánchez, “The second IEEE MTTS Latin America microwave conference [Conference Report],” IEEE Microwave Magazine, vol. 21, no. 1, pp. 114118, Jan. 2020. [R27] A. ViverosWacher, J. E. RayasSánchez, and Z. BritoBrito, “Analog gross fault identification in RF circuits using neural models and constrained parameter extraction,” IEEE Trans. Microwave Theory Techn., vol. 67, no. 6, pp. 21432150, Jun. 2019. [R26] I. LomelíIllescas, S. A. SolisBustos, and J. E. RayasSánchez, “A tool for the automatic generation and analysis of regular analog layout modules,” Elsevier Integration  the VLSI Journal, vol. 65, pp. 8187, Mar. 2019. [R25] F. E. RangelPatiño, J. E. RayasSánchez, A. ViverosWacher, J. L. ChávezHurtado, E. A. VegaOchoa, and N. Hakim, “Postsilicon receiver equalization metamodeling by artificial neural networks,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 38, no. 4, pp. 733740, Apr. 2019. [R24] F. E. RangelPatiño, A. ViverosWacher, J. E. RayasSánchez, I. DurónRosales, E. A. VegaOchoa, N. Hakim and E. LópezMiralrio, “A holistic formulation for system margining and jitter tolerance optimization in industrial postsilicon validation,” IEEE Trans. Emerging Topics Computing, vol. 8, no. 2, pp. 453463, Apr.Jun. 2020. (published online: 29 Sep. 2017). [R23] J. E. RayasSánchez and G. E. Ponchak, “The first IEEE MTTS Latin America microwave conference [Conference Report],” IEEE Microwave Magazine, vol. 18, no. 6, pp. 128131, Sep.Oct. 2017. [R22] F. E. RangelPatiño, J. L. ChávezHurtado, A. ViverosWacher, J. E. RayasSánchez, and N. Hakim, “System margining surrogatebased optimization in postsilicon validation,” IEEE Trans. Microwave Theory Techn., vol. 65, no. 9, pp. 31093115, Sep. 2017. [R21] J. L. ChavezHurtado and J. E. RayasSánchez, “Polynomialbased surrogate modeling of RF and microwave circuits in frequency domain exploiting the multinomial theorem,” IEEE Trans. Microwave Theory Techn., vol. 64, no. 12, pp. 43714381, Dec. 2016. [R20] J. E. RayasSanchez, “Power in simplicity with ASM: tracing the aggressive space mapping algorithm over two decades of development and engineering applications,” IEEE Microwave Magazine, vol. 17, no. 4, pp. 6476, Apr. 2016. [R19] J. C. CervantesGonzález, J. E. RayasSánchez, C. A. López, J. R. CamachoPérez, Z. BritoBrito, and J. L. ChavezHurtado, “Space mapping optimization of handset antennas considering EM effects of mobile phone components and human body,” Int. J. RF and Microwave CAE, vol. 26, no. 2, pp. 121128, Feb. 2016. [R18] J. E. RayasSánchez, J. L. ChavezHurtado, and Z. BritoBrito, “Design optimization of fullwave EM models by loworder lowdimension polynomial surrogate functionals,” Int. J. Numerical Modelling: Electron. Networks, Dev. Fields, vol. 30, no. 34, e2094, MayAug. 2017. (published online: Sep. 2015). [R17] L. M. AguilarLobo, J. R. LooYau, J. E. RayasSánchez, S. OrtegaCisneros, P. Moreno, and J. A. ReynosoHernández, “Application of the NARX neural network as a digital predistortion technique for linearizing microwave power amplifiers,” Microwave and Optical Technology Letters, vol. 57, no. 9, pp. 21372142, Sep. 2015. [R16] J. E. RayasSánchez, D. Pasquet, B. Szendrenyi, and M. S. Gupta, “MTTS Mexico trip: addressing the RF and microwave community in Mexico,” IEEE Microwave Magazine, vol. 16, pp. 104107, Aug. 2015. [R15] R. Murphy, R. Torres, J. E. RayasSánchez, A. Reynoso, M. MayaSánchez, A. Henze, A. Zozaya, P. del Pino, J. Pena, G. RafaelValdivia, “R&D in Latin America: RF and microwave research in Latin America,” IEEE Microwave Magazine, vol. 15, pp. 97103, May 2014. [R14] V. GutiérrezAyala and J. E. RayasSánchez, “Neural input space mapping optimization based on nonlinear twolayer perceptrons with optimized nonlinearity,” Int. J. RF and Microwave CAE, vol. 20, pp. 512526, Sep. 2010. [R13] Q. S. Cheng, J. W. Bandler and J. E. RayasSánchez, “Tuningaided implicit space mapping,” Int. J. RF and Microwave CAE, vol. 18, pp. 445453, Sep. 2008. [R12] J. E. RayasSánchez and V. GutiérrezAyala, “EMbased Monte Carlo analysis and yield prediction of microwave circuits using linearinput neuraloutput space mapping,” IEEE Trans. Microwave Theory Tech., vol. 54, pp. 45284537, Dec. 2006. [R11] J. E. RayasSánchez, F. LaraRojo and E. MartínezGuerrero, “A linear inverse space mapping (LISM) algorithm to design linear and nonlinear RF and microwave circuits,” IEEE Trans. Microwave Theory Tech., vol. 53, pp. 960968, Mar. 2005. [R10] J. E. RayasSánchez, “A frequencydomain approach to interconnect crosstalk simulation and minimization,” Elsevier Microelectronics Reliability, vol. 44, pp. 673681, Apr. 2004. [R9] J. E. RayasSánchez, “EMbased optimization of microwave circuits using artificial neural networks: the state of the art,” IEEE Trans. Microwave Theory Tech., vol. 52, pp. 420435, Jan. 2004. [R8] J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neural inverse space mapping (NISM) for EMbased microwave design,” Int. J. RF and Microwave CAE, vol. 13, pp. 136147, Mar. 2003. [R7] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Expanded space mapping EM based design framework exploiting preassigned parameters,” IEEE Trans. Circuits Sys. I, vol. 49, pp. 18331838, Dec. 2002. [R6] J. W. Bandler, J. E. RayasSánchez and Q. J. Zhang, “Yielddriven electromagnetic optimization via space mappingbased neuromodels,” Int. J. RF and Microwave CAE, vol. 12, pp. 7989, Jan. 2002. [R5] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Broadband physicsbased modeling of microwave passive devices through frequency mapping,” Int. J. RF and Microwave CAE, vol. 11, pp. 156170, May 2001. [R4] J. W. Bandler, N. Georgieva, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “A generalized space mapping tableau approach to device modeling,” IEEE Trans. Microwave Theory Tech., vol. 49, pp. 6779, Jan. 2001. [R3] M. H. Bakr, J. W. Bandler, K. Madsen, J. E. RayasSánchez and J. Søndergaard, “Space mapping optimization of microwave circuits exploiting surrogate models,” IEEE Trans. Microwave Theory Tech., vol. 48, pp. 22972306, Dec. 2000. [R2] M. H. Bakr, J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neural space mapping optimization for EMbased design,” IEEE Trans. Microwave Theory Tech., vol. 48, pp. 23072315, Dec. 2000. [R1] J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neuromodeling of microwave circuits exploiting space mapping technology,” IEEE Trans. Microwave Theory Tech., vol. 47, pp. 24172427, Dec. 1999. Book Chapters [BC4] F. E. RangelPatiño and J. E. RayasSánchez, “Surrogatebased modeling and design optimization techniques for signal integrity in highperformance computer platforms,” in Surrogate Modeling for HighFrequency Design: Recent Advances, S. Koziel and A. PietrenkoDabrowska, Ed., Singapore: World Scientific Pub. Europe, 2022, ch. 5, pp. 153211. [BC3] J. E. RayasSánchez, “Artificial neural networks and space mapping for EMbased modeling and design of microwave circuits,” in SurrogateBased Modeling and Optimization: Applications in Engineering, S. Koziel and L. Leifsson, Ed., New York, NY: Springer, 2013, ch. 7, pp. 147169. [BC2] J. E. RayasSánchez, “Neural space mapping methods for EMbased yield estimation,” in SimulationDriven Design Optimization and Modeling for Microwave Engineering, S. Koziel, XS Yang, and Q. J. Zhang, Ed., London, England: Imperial College Press, 2013, ch. 11, pp. 271310. [BC1] J. E. RayasSánchez, “Electromagneticsbased design using artificial neural networks,” in Special Topics of EMC at Chip and System Levels, D. Lupi, Ed., Buenos Aires, Argentina: Dunken, Programa CYTED (Programa Iberoamericano de Ciencia y Tecnología para el Desarrollo), 2006, ch. 3, pp. 75129 . Conference Papers [C110] J. E. RayasSánchez and J. W. Bandler, “Basic space mapping: a retrospective and its application to design optimization of nonlinear RF and microwave circuits,” in European Microwave Conf. (EuMC2022), Milan, Italy, Sep. 2022, pp. 1215. [C109] J. E. RayasSánchez and J. W. Bandler, “Systemlevel measurementbased design optimization by space mapping technology,” in IEEE MTTS Int. Microwave Symp. Dig., Denver CO, Jun. 2022, pp. 118120. [C108] A. PietrenkoDabrowska, S. Koziel, J. W. Bandler and J. E. RayasSánchez, “EMdriven tolerance optimization of compact microwave components using response feature surrogates,” in IEEE MTTS Int. Microwave Symp. Dig., Denver CO, Jun. 2022, pp. 107110. [C107] A. E. MorenoMojica, J. E. RayasSánchez, and F. J. LealRomo, “Optimizing a buck voltage regulator and the number of decoupling capacitors for a PDN application,” in IEEE MTTS Latin America Microwave Conf. (LAMC2021), Cali, Colombia, May 2021, pp. 14. [C106] R. J. RuizUrbina, F. E. RangelPatiño, J. E. RayasSánchez, E. A. VegaOchoa, and O. LongoriaGándara, “Transmitter and receiver equalizers optimization for PCI Express Gen6.0 based on PAM4,” in IEEE MTTS Latin America Microwave Conf. (LAMC2021), Cali, Colombia, May 2021, pp. 14. [C105] A. E. MorenoMojica, J. E. RayasSánchez, and F. J. LealRomo, “Power delivery network impedance profile and voltage droop optimization,” in European Microwave Conf. (EuMC2020), Utrecht, The Netherlands, Jan. 2021, pp. 260263. [C104] R. LoeraDíaz and J. E. RayasSánchez, “An objective function formulation for circuit parameter extraction based on the KullbackLeibler distance,” in IEEE MTTS Int. Microwave Symp. Dig., Los Angeles, CA, Aug. 2020, pp. 8082. [C103] J. E. RayasSánchez, F. E. RangelPatiño, B. MercadoCasillas, F. LealRomo, and J. L. ChávezHurtado, “Machine learning techniques and space mapping approaches to enhance signal and power integrity in highspeed links and power delivery networks,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2020), San Jose, Costa Rica, Feb. 2020, pp. 14. [C102] B. MercadoCasillas and J. E. RayasSánchez, “Towards signalpower integrity analysis by efficient power delivery network lumped models obtained from parameter extraction,” in Int. Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2019), Montreal, Canada, Oct. 2019, pp. 13. [C101] J. E. RayasSánchez and Z. BritoBrito, “Applications of Broydenbased input space mapping to modeling and design optimization in hightech companies in Mexico,” in European Microwave Conf. (EuMC2019), Paris, France, Oct. 2019, pp. 272275. [C100] R. J. SánchezMesa, D. M. CortésHernández, J. E. RayasSánchez, Z. BritoBrito, and L. delaMoraHernández, “EM parametric study of length matching elements exploiting an ANSYS HFSS MatlabPython driver,” in IEEE MTTS Latin America Microwave Conf. (LAMC2018), Arequipa, Peru, Dec. 2018, pp. 13. [C99] F. LealRomo, J. L. ChávezHurtado, and J. E. RayasSánchez, “Selecting surrogatebased modeling techniques for power integrity analysis,” in IEEE MTTS Latin America Microwave Conf. (LAMC2018), Arequipa, Peru, Dec. 2018, pp. 13. [C98] R. J. SánchezMesa, D. M. CortésHernández, B. GálvezSahagún, J. E. RayasSánchez, and Z. BritoBrito, “A novel highperformance length matching element for highspeed interconnect differential channels,” in IEEE MTTS Latin America Microwave Conf. (LAMC2018), Arequipa, Peru, Dec. 2018, pp. 13. [C97] F. E. RangelPatiño, J. E. RayasSánchez, and N. Hakim, “Transmitter and receiver equalizers optimization methodologies for highspeed links in industrial computer platforms postsilicon validation,” in Int. Test Conf. (ITC2018), Phoenix, AZ, Oct. 2018, pp. 110. [C96] J. E. RayasSánchez, F. E. RangelPatiño, A. ViverosWacher, J. L. ChávezHurtado, J. R. delRey, F. LealRomo, and Z. BritoBrito, “Industryoriented research projects on computeraided design of highfrequency circuits and systems at ITESO Mexico,” in European Microwave Conf. (EuMC2018), Madrid, Spain, Sep. 2018, pp. 588591. [C95] A. ViverosWacher and J. E. RayasSánchez, “Analog fault identification in RF circuits using artificial neural networks and constrained parameter extraction,” in IEEE MTTS Int. Conf. Num. EM Mutiphysics Modeling Opt. (NEMO2018), Reykjavik, Iceland, Aug. 2018, pp. 13. [C94] F. E. RangelPatiño, J. E. RayasSánchez, A. ViverosWacher, E. A. VegaOchoa, and N. Hakim, “Highspeed links receiver optimization in postsilicon validation exploiting Broydenbased input space mapping,” in IEEE MTTS Int. Conf. Numer. EM Mutiphysics Modeling Opt. (NEMO2018), Reykjavik, Iceland, Aug. 2018, pp. 13. [C93] F. LealRomo, J. L. SilvaPerales, C. LópezLimón, and J. E. RayasSánchez, “Optimizing phase settings of highfrequency voltage regulators for power delivery applications,” in IEEE Workshop on Signal and Power Integrity (SPI2018), Brest France, May 2018, pp. 14 . [C92] F. E. RangelPatiño, J. E. RayasSánchez, E. A. VegaOchoa, and N. Hakim, “Direct optimization of a PCI Express link equalization in industrial postsilicon validation,” in IEEE Latin American Test Symp. (LATS 2018), Sao Paulo, Brazil, Mar. 2018, poster. [C91] F. E. RangelPatiño, J. E. RayasSánchez, E. A. VegaOchoa, and N. Hakim, “Direct optimization of a PCI Express link equalization in industrial postsilicon validation,” in IEEE Latin American Test Symp. (LATS 2018), Sao Paulo, Brazil, Mar. 2018, pp. 16. [C90] A. ViverosWacher, R. BacaBaylón, F. E. RangelPatiño, M. A. DávalosSantana, E. A. VegaOchoa, and J. E. RayasSánchez, “Jitter tolerance acceleration using the golden section optimization technique,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2018), Puerto Vallarta, Mexico, Feb. 2018, pp. 14. [C89] F. LealRomo, M. CabreraGómez, J. E. RayasSánchez, and D. M. GarcíaMora, “Design optimization of a planar spiral inductor using space mapping,” in Int. Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2017), San Jose, CA, Oct. 2017, poster. [C88] F. LealRomo, M. CabreraGómez, J. E. RayasSánchez, and D. M. GarcíaMora, “Design optimization of a planar spiral inductor using space mapping,” in Int. Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2017), San Jose, CA, Oct. 2017, pp. 13. [C87] F. RangelPatino, J. L. ChávezHurtado, A. ViverosWacher, J. E. RayasSánchez, and N. Hakim, “Eye diagram system margining surrogatebased optimization in a server silicon validation platform,” in European Microwave Conf. (EuMC2017), Nuremberg, Germany, Oct. 2017, pp. 540543. [C86] J. E. RayasSánchez and Z. BritoBrito, “Academic and industrial research activities on RF and microwaves in Latin America: an overview,” in European Microwave Conf. (EuMC2017), Nuremberg, Germany, Oct. 2017, pp. 536539. [C85] J. E. RayasSánchez, “A historical account and technical reassessment of the Broydenbased input space mapping optimization algorithm,” in IEEE MTTS Int. Microwave Symp. Dig., Honolulu, HI, Jun. 2017, pp. 13. [C84] A. CorresMatamoros, E. MartínezGuerrero, and J. E. RayasSánchez, “Design and validation of a portable radiofrequency diathermy prototype,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS2017), Cozumel, Mexico, Jun. 2017, poster. [C83] A. CorresMatamoros, E. MartínezGuerrero, and J. E. RayasSánchez, “Design and validation of a portable radiofrequency diathermy prototype,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS2017), Cozumel, Mexico, Jun. 2017, pp. 9396. [C82] I. DuronRosales, F. RangelPatino, J. E. RayasSánchez, J. L. ChávezHurtado, and N. Hakim, “Reconfigurable FIR filter coefficient optimization in postsilicon validation to improve eye diagram for optical interconnects,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS2017), Cozumel, Mexico, Jun. 2017, pp. 8588. [C81] A. CorresMatamoros, E. MartínezGuerrero, and J. E. RayasSánchez, “A programmable CMOS voltage controlled ring oscillator for radiofrequency diathermy onchip circuit,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS2017), Cozumel, Mexico, Jun. 2017, pp. 6568. [C80] I. LomelíIllescas, S. A. SolisBustos, and J. E. RayasSánchez, “Analysis of the implications of stacked devices in nanoscale technologies for analog applications,” in IEEE Latin American Test Symp. (LATS2017), Bogota, Colombia, Mar. 2017, pp. 14. [C79] F. LealRomo, J. E. RayasSánchez, and J. He, “Design of experiments implementation towards optimization of power distribution networks,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2017), Bariloche, Argentina, Feb. 2017, pp. 14. [C78] A. ViverosWacher and J. E. RayasSánchez, “Eye diagram optimization based on design of experiments (DoE) to accelerate industrial testing of high speed links,” in IEEE MTTS Latin America Microwave Conf. (LAMC2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 13. [C77] F. RangelPatino, A. ViverosWacher, J. E. RayasSánchez, E. A. VegaOchoa, I. DuronRosales, and N. Hakim, “A holistic methodology for system margining and jitter tolerance optimization in postsilicon validation,” in IEEE MTTS Latin America Microwave Conf. (LAMC2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 14. [C76] J. R. delRey, Z. BritoBrito, J. E. RayasSánchez, and N. Izquierdo, “Temperature effects in automotivegrade high speed interconnects,” in IEEE MTTS Latin America Microwave Conf. (LAMC2016), Puerto Vallarta, Mexico, Dec. 2016, poster. [C75] J. R. delRey, Z. BritoBrito, J. E. RayasSánchez, and N. Izquierdo, “Temperature effects in automotivegrade high speed interconnects,” in IEEE MTTS Latin America Microwave Conf. (LAMC2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 14. [C74] J. L. ChávezHurtado, J. E. RayasSánchez, and Z. BritoBrito, “Multiphysics polynomialbased surrogate modeling of microwave structures in frequency domain,” in IEEE MTTS Latin America Microwave Conf. (LAMC2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 13. [C73] I. LomelíIllescas, S. A. SolisBustos, V. H. MartínezSánchez and J. E. RayasSánchez, “Synthesis tool for automatic layout generation of analog structures,” in IEEE ANDESCON Proc., Arequipa, Peru, Oct. 2016, pp. 14. [C72] J. L. ChávezHurtado and J. E. RayasSánchez, “Polynomialbased surrogate modeling of microwave structures in frequency domain exploiting the multinomial theorem,” in IEEE MTTS Int. Microwave Symp. Dig., San Francisco, CA, May 2016, pp. 13. [C71] J. E. RayasSánchez, J. L. ChávezHurtado, and Z. BritoBrito, “Enhanced formulation for polynomialbased surrogate modeling of microwave structures in frequency domain,” in IEEE MTTS Int. Conf. Numer. EM Mutiphysics Modeling Opt. RF, Microw., Terahertz App. (NEMO2015), Ottawa, ON, Aug. 2015, pp. 13. [C70] Z. BritoBrito, J. E. RayasSánchez, and J. L. ChávezHurtado, “Enhanced procedure to setup the simulation bounding box and the meshing scheme of a 3D finite element EM simulator for planar microwave structures,” in IEEE MTTS Int. Microwave Symp. Dig., Phoenix, AZ, May. 2015, pp. 13. [C69] J. Rafael delRey, Z. BritoBrito, and J. E. RayasSánchez, “Impedance matching analysis and EMC validation of a lowcost PCB differential interconnect,” in IEEE Latin American Test Symp. (LATS2015), Puerto Vallarta, Mexico, Mar. 2015, pp. 15. [C68] J. L. ChávezHurtado, J. E. RayasSánchez, and Z. BritoBrito, “Reliable fullwave EM simulation of a singlelayer SIW interconnect with transitions to microstrip lines,” in COMSOL Conf., Boston, MA, Oct. 2014, pp. 15. [C67] L. M. AguilarLobo, A. GarciaOsorio, J. R. LooYau, S. OrtegaCisneros, P. Moreno, J. E. RayasSánchez, and J. A. ReynosoHernández, “A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers,” in IEEE Int. Midwest Symp. Circuits Syst., College Station, TX, Aug. 2014, poster. [C66] L. M. AguilarLobo, A. GarciaOsorio, J. R. LooYau, S. OrtegaCisneros, P. Moreno, J. E. RayasSánchez, and J. A. ReynosoHernández, “A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers,” in IEEE Int. Midwest Symp. Circuits Syst., College Station, TX, Aug. 2014, pp. 717720. [C65] J. E. RayasSánchez and Z. BritoBrito, “Research activities on computeraided modeling, design and optimization of RF and microwave circuits at ITESO Mexico” in IEEE MTTS Int. Microwave Symp. Dig., Tampa, FL, Jun. 2014, pp. 13. [C64] Z. BritoBrito, J. E. RayasSánchez, J. C. CervantesGonzález, and C. A. López, “Impact of 3D EM model configuration on the direct optimization of microstrip structures,” in COMSOL Conf., Boston, MA, Oct. 2013, pp. 15. [C63] J. C. CervantesGonzález, C. A. López, J. E. RayasSánchez, Z. BritoBrito and G. HernándezSosa, “Returnloss minimization of package interconnects through input space mapping using FEMbased models,” in Proc. SBMO/IEEE MTTS Int. Microwave Optoelectronics Conf. (IMOC2013), Rio de Janeiro, Brazil, Aug. 2013, pp. 14. [C62] J. E. RayasSánchez, Z. BritoBrito, J. C. CervantesGonzález, and C. A. López, “Systematic configuration of coarsely discretized 3D EM solvers for reliable and fast simulation of highfrequency planar structures,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2012), Cuzco, Peru, Feb. 2013, pp. 14. [C61] D. BecerraPérez and J. E. RayasSánchez, “Optimization of the stubalternated and serpentine microstrip structures to minimize farend crosstalk,” in IEEE Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2012), Tempe, AZ, Oct. 2012, pp. 109112. [C60] J. E. RayasSánchez, J. AguilarTorrentera, Z. BritoBrito, J. C. CervantesGonzález, and C. A. López, “EM simulation of a lowpass filter based on a microstrip defected ground structure,” in COMSOL Conf., Boston, MA, Oct. 2012, pp. 16. [C59] J. E. RayasSánchez and E. EstradaArámbula, “EMbased design optimization of microstrip lines traversing a rectangular gap in the reference plane,” in Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Seville, Spain, Sep. 2012, pp. 197200. [C58] J. E. RayasSánchez and Q. J. Zhang, “On knowledgebased neural networks and neurospace mapping,” in IEEE MTTS Int. Microwave Symp. Dig., Montreal, Canada, Jun. 2012, pp. 13. [C57] F. LealRomo, R. MoreyraGonzález, and J. E. RayasSánchez, “HFSS automated driver based on nonGUI scripting for EMbased design of highfrequency circuits,” in IEEE Latin American Symposium on Circuits and Systems (LASCAS 2012), Playa del Carmen, Mexico, Feb. 2012, pp. 14. [C56] J. E. RayasSánchez and N. VargasChávez, “A linear regression inverse space mapping algorithm for EMbased design optimization of microwave circuits,” in IEEE MTTS Int. Microwave Symp. Dig., Baltimore, MD, Jun. 2011, pp. 14. [C55] J. E. RayasSánchez, “EMbased design optimization of RF and microwave circuits using functional surrogate models,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Baltimore, MD, Jun. 2011. [C54] D. BecerraPérez and J. E. RayasSánchez, “Driving Sonnet through a Pythonbased interface,” in Int. Review of Progress in Applied Computational Electromagnetics (ACES 2011), Williamsburg, VA, Mar. 2011, pp. 412417. [C53] J. E. RayasSánchez and N. VargasChávez, “Design optimization of microstrip lines with via fences through surrogate modeling based on polynomial functional interpolants,” in IEEE Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2010), Austin, TX, Oct. 2010, pp. 125128. [C52] J. E. RayasSánchez and D. E. CorderoBaltazar, “Impact of base points distributions on the polynomial surrogate modeling of a substrate integrated waveguide with microstrip transitions,” in Electronics, Robotics and Automotive Mechanics Conf. (CERMA 2010), Cuernavaca, Mexico, Sep. 2010, pp. 705710 . [C51] J. E. RayasSánchez, J. AguilarTorrentera and J. A. JassoUrzúa, “Surrogate modeling of microwave circuits using polynomial functional interpolants,” in IEEE MTTS Int. Microwave Symp. Dig., Anaheim, CA, May 2010, pp. 197200. [C50] S. Ogurtsov, S. Koziel and J. E. RayasSánchez, “Design optimization of a broadband microstriptoSIW transition using surrogate modeling and adaptive design specifications,” in Int. Review of Progress in Applied Computational Electromagnetics (ACES2010), Tampere, Finland, Apr. 2010, pp. 878883. [C49] L. N. PérezAcosta and J. E. RayasSánchez, “Design of a CMOS second order bandpass continuous time filter using numerical optimization,” in IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS 2009), Cancun, Mexico, Aug. 2009, pp. 204207. [C48] J. L. ChávezHurtado, E. MartínezGuerrero and J. E. RayasSánchez, “Design of reusable CMOS OTAs using CAD tools,” in IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS 2009), Cancun, Mexico, Aug. 2009, pp. 228231. [C47] J. E. RayasSánchez, “Neural Space Mapping Approaches to EMbased Statistical Analysis,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Boston, MA, Jun. 2009. [C46] J. E. RayasSánchez and J. A. JassoUrzúa, “EMbased optimization of a single layer SIW with microstrip transitions using linear output space mapping,” in IEEE MTTS Int. Microwave Symp. Dig., Boston, MA, Jun. 2009, pp. 525528. [C45] J. E. RayasSánchez, “An improved EMbased design procedure for singlelayer substrate integrated waveguide interconnects with microstrip transitions,” in IEEE MTTS Int. Microwave Workshop Series in Region 9 (IMWS2009R9) on Signal Integrity and HighSpeed Interconnects, Guadalajara, Mexico, Feb. 2009, pp. 2730. [C44] J. E. RayasSánchez and V. GutiérrezAyala, “A general EMbased design procedure for singlelayer substrate integrated waveguide interconnects with microstrip transitions,” in IEEE MTTS Int. Microwave Symp. Dig., Atlanta, GA, Jun. 2008, pp. 983986. [C43] Q. J. Zhang and J. E. RayasSánchez, “Fast parametric models for EM design using neural networks and space mapping,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Atlanta, GA, Jun. 2008. [C42] L. N. PérezAcosta and J. E. RayasSánchez, “A numerical optimization procedure to obtain SPICE MOSFET model level 1 parameters from model level 49,” in XIV International Workshop Iberchip (IWS2008), Puebla, Mexico, Feb. 2008, ISBN13 9789687938035. [C41] J. E. RayasSánchez and V. GutiérrezAyala, “EMbased parametric optimization of a transition from microstrip to substrate integrated waveguide interconnect,” in 9^{th} IEEE LatinAmerican Test Workshop (LATW2008), Puebla, Mexico, Feb. 2008, pp. 145150. [C40] L. J. Roglá, J. E. RayasSánchez, V. E. Boria and J. Carbonell, “EMbased space mapping optimization of lefthanded coplanar waveguide filters with split ring resonators,” in IEEE MTTS Int. Microwave Symp. Dig., Honolulu, HI, Jun. 2007, pp. 111114. [C39] L. N. PérezAcosta, J. E. RayasSánchez and E. MartínezGuerrero, “Optimal design of a classical CMOS OTAMiller using numerical methods and SPICE simulations,” in XIII International Workshop Iberchip (IWS2007), Lima, Peru, Mar. 2007, pp. 387390. [C38] V. GutiérrezAyala and J. E. RayasSánchez, “Highfrequency circuit design using a neural spacemapping algorithm based on a twolayer perceptron with optimized nonlinearity,” in Int. Conf. on Electronic Design Proc. (ICED2006), Veracruz, Mexico, Nov. 2006, pp. 9095. [C37] J. E. RayasSánchez, “Linearinput and neuraloutput space mapping for highly accurate statistical analysis and yield prediction,” in Second Int. Workshop on Surrogate Modeling and Space Mapping for Engineering Optimization (SMSMEO06), Lyngby, Denmark, Nov. 2006. [C36] J. E. RayasSánchez and V. GutiérrezAyala, “EMbased statistical analysis and yield estimation using linearinput and neuraloutput space mapping,” in IEEE MTTS Int. Microwave Symp. Dig., San Francisco, CA, June 2006, pp. 15971600. [C35] V. GutiérrezAyala and J. E. RayasSánchez, “Diseño de circuitos de alta frecuencia usando mapeo espacial neural con nolinealidad regulada,” in XII International Workshop Iberchip (IWS2006), San José, Costa Rica, March 2006, pp. 150153. [C34] Q. J. Zhang, L. Zhang and J. E. RayasSánchez, “Automated modeling and neuro space mapping for microwave design,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Long Beach, CA, June 2005. [C33] J. E. RayasSánchez, “Electromagneticsbased design through inverse space mapping techniques,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Fort Worth, TX, June 2004. [C32] J. E. RayasSánchez, F. LaraRojo and E. MartínezGuerrero, “A linear inverse space mapping algorithm for microwave design in the frequency and transient domains,” in IEEE MTTS Int. Microwave Symp. Dig., Fort Worth, TX, poster, June 2004. [C31] J. E. RayasSánchez, F. LaraRojo and E. MartínezGuerrero, “A linear inverse space mapping algorithm for microwave design in the frequency and transient domains,” in IEEE MTTS Int. Microwave Symp. Dig., Fort Worth, TX, June 2004, pp. 18471859. [C30] J. E. RayasSánchez and J. W. Bandler, “Yield optimization of microwave circuits using neural space mapping methods,” in 3rd Annual McMaster Optimization Conference: Theory and Applications (MOPTA 03), Hamilton, ON, July 2003. [C29] J. E. RayasSánchez, “EMbased optimization of microwave circuits using artificial neural networks,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Philadelphia, PA, June 2003. [C28] J. E. RayasSánchez, “A frequencydomain approach to interconnect crosstalk simulation and minimization,” in IX International Workshop Iberchip (IWS2003), Habana, Cuba, March, 2003. [C27] J. E. RayasSánchez and J.W. Bandler, “EMbased design through neural space mapping methods,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Seattle, WA, June 2002. [C26] J. E. RayasSánchez and J.W. Bandler, “Statistical design of high frequency electronic circuits using space mappingbased neuromodels,” in VIII International Workshop Iberchip (IWS2002), Guadalajara, Mexico, Apr. 2002. [C25] J. W. Bandler, J. E. RayasSánchez and Q.J. Zhang, “Yielddriven EM optimization using space mappingbased neuromodels,” in 31st European Microwave Conf., London, England, Sep. 2001, vol. 2, pp. 117120. [C24] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Expanded space mapping optimization of microwave circuits exploiting preassigned parameters,” in 1st Annual McMaster Optimization Conference: Theory and Applications (MOPTA 01), Hamilton, ON, Aug. 2001. [C23] J. W. Bandler and J. E. RayasSánchez, “Neural space mapping methods for device modeling and optimal design,” in 1st Annual McMaster Optimization Conference: Theory and Applications (MOPTA 01), Hamilton, ON, Aug. 2001. [C22] J. W. Bandler and J. E. RayasSánchez, “Space Mapping Based Neuromodeling,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Phoenix, AZ, May 2001. [C21] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Space mapping technology with applications in EMbased device modeling and statistical design,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Phoenix, AZ, May 2001. [C20] J. W. Bandler, M. H. Bakr, Q. S. Cheng, M. A. Ismail and J. E. RayasSánchez, “Applications of space mapping optimization technology to filter design,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Phoenix, AZ, May 2001. [C19] M. H. Bakr, J. W. Bandler, Q. S. Cheng, M. A. Ismail and J. E. RayasSánchez, “SMX—A novel objectoriented optimization system,” in IEEE MTTS Int. Microwave Symp. Dig, Phoenix, AZ, May 2001, pp. 20832086. [C18] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Expanded space mapping design framework exploiting preassigned parameters,” in IEEE MTTS Int. Microwave Symp. Dig, Phoenix, AZ, May 2001, pp. 11511154. [C17] J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neural inverse space mapping EMoptimization,” in IEEE MTTS Int. Microwave Symp. Dig., Phoenix, AZ, May 2001, pp. 10071010. [C16] J. W. Bandler, J. E. RayasSánchez and Q. J. Zhang, “EMbased statistical analysis and yield optimization using space mapping based neuromodels,” in Micronet Annual Workshop, Ottawa, ON, Apr. 2001, pp. 6970. [C15] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Microwave device modeling exploiting generalized space mapping,” in First Int. Workshop on Surrogate Modeling and Space Mapping for Engineering Optimization, Lyngby, Denmark, Nov. 2000. [C14] M. H. Bakr, J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neural space mapping optimization for EMbased design of RF and microwave circuits,” in First Int. Workshop on Surrogate Modeling and Space Mapping for Engineering Optimization, Lyngby, Denmark, Nov. 2000. [C13] J. W. Bandler, J. E. RayasSánchez, M. A. Ismail and M. H. Bakr, “Space mapping based device modeling and circuit optimization,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Boston, MA, June 2000. [C12] M. H. Bakr, J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neural space mapping EM optimization of microwave structures,” in IEEE MTTS Int. Microwave Symp. Dig., Boston, MA, June 2000, pp. 879882. [C11] J. W. Bandler, M. A. Ismail and J. E. RayasSánchez, “Broadband physicsbased modeling of microwave passive devices through frequency mapping,” in IEEE MTTS Int. Microwave Symp. Dig., Boston, MA, June 2000, pp. 969972. [C10] M. H. Bakr, J. W. Bandler, K. Madsen, J. E. RayasSánchez and J. Søndergaard, “Space mapping optimization of microwave circuits exploiting surrogate models,” in IEEE MTTS Int. Microwave Symp. Dig., Boston, MA, June 2000, pp. 17851788. [C9] J. W. Bandler, J. E. RayasSánchez and Q. J. Zhang, “Software implementation of space mapping based neuromodels of microwave components,” in Micronet Annual Workshop, Ottawa, ON, Apr. 2000, pp. 6768. [C8] J. W. Bandler, J. E. RayasSánchez, F. Wang and Q. J. Zhang, “Realizations of Space Mapping based neuromodels of microwave components,” in AP2000 Millennium Conf. on Antennas & Propagation, Davos, Switzerland, Apr. 2000, vol. 1, pp. 460. [C7] J. W. Bandler, N. Georgieva, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “A generalized space mapping tableau approach to device modeling,” in 29th European Microwave Conf., Munich, Germany, Oct. 1999, vol. 3, pp. 231234. [C6] J. W. Bandler, J. E. RayasSánchez and Q. J. Zhang, “Neural modeling and space mapping: two approaches to circuit design,” in XXVI URSI General Assembly, Toronto, ON, Aug. 1999, p. 246. [C5] J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “New directions in model development for RF/microwave components utilizing artificial neural networks and space mapping,” in IEEE APS Int. Symp. Dig., Orlando, FL, July 1999, pp. 25722575. [C4] J. W. Bandler, M. A. Ismail, J. E. RayasSánchez and Q. J. Zhang, “Neuromodeling of microwave circuits exploiting space mapping technology,” in IEEE MTTS Int. Microwave Symp. Dig., Anaheim, CA, June 1999, pp. 149152. [C3] J. W. Bandler, M. H. Bakr and J. E. RayasSánchez, “Accelerated optimization of mixed EM/circuit structures,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Anaheim, CA, June 1999. [C2] J. W. Bandler and J. E. RayasSánchez, “Circuit CAD and modeling through space mapping,” in IEEE MTTS Int. Microwave Symp. Workshop Notes and Short Courses, Anaheim, CA, June 1999. [C1] J. W. Bandler, J. E. RayasSánchez and Q. J. Zhang, “Space mapping based neuromodeling of high frequency circuits,” in Micronet Annual Workshop, Ottawa, ON, Apr. 1999, pp. 122123.
