Dr. J. E. Rayas Sánchez

(See Citations Here)

Reporte global de citas para Convocatoria SNI 2023 (actualizado a Junio 5, 2023)

Reporte global de citas (actualizado a Agosto 8, 2023)

          Journal Papers

[R38]  J. E. Rayas-Sánchez, Q. J. Zhang, J. W. Rautio, N. K. Nikolova, V. E. Boria, Q. S. Cheng, M. Yu, and W. J. R. Hoefer, “Microwave modeling and design optimization: The legacy of John Bandler,” IEEE Trans. Microwave Theory Techn., early access version, published online: Aug. 12, 2024.

[R37]  J. E. Rayas-Sánchez and G. Chattopadhyay, “Promoting and empowering the RF and microwave community in Costa Rica,” IEEE Microwave Magazine, vol. 24, no. 12, pp. 98-101, Dec. 2023.

[R36]  J. E. Rayas-Sánchez and J. A. Reynoso-Hernández, “An overview on RF and microwave research in Latin America: scanning Latin American research on microwaves,” IEEE Microwave Magazine, vol. 24, no. 5, pp. 45-57, May 2023.

[R35]  J. W. Bandler and J. E. Rayas-Sánchez, “An early history of optimization technology for automated design of microwave circuits,” IEEE J. of Microwaves, vol. 3, no. 1, pp. 319-337, Jan. 2023.

[R34]  G. P. Gibiino, J. E. Rayas-Sánchez, J. B. King, M. Pirola, R. Khazaka, Q. J. Zhang, D. E. Root, and J. W. Bandler, “TC-2 Design Automation Committee—On the future of RF and microwave design automation—2022,” IEEE Microwave Magazine, vol. 23, no. 11, pp. 104-105, Nov. 2022.

[R33]  W. Che, R. Mansour, X. Gong, and J. Rayas-Sánchez, “The MTT-S Education Committee–Promoting education for all–2022,” IEEE Microwave Magazine, vol. 23, no. 11, pp. 84-86, Nov. 2022.

[R32]  A. E. Moreno-Mojica and J. E. Rayas-Sánchez, “Frequency- and time-domain yield optimization of a power delivery network subject to large decoupling capacitor tolerances,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, early access version (published online: 30 March 2022).

[R31]  A. Viveros-Wacher, R. Baca-Baylón, F. E. Rangel-Patiño, J. L. Silva-Cortés, E. A. Vega-Ochoa, and J. E. Rayas-Sánchez, “Fast jitter tolerance testing for high-speed serial links in post-silicon validation,” IEEE Trans. Electromagnetic Compatibility, vol. 64, no. 2, pp. 516-523, Apr. 2022.

[R30]  J. E. Rayas-Sánchez, S. Koziel, and J. W. Bandler, “Advanced RF and microwave design optimization: a journey and a vision of future trends,” IEEE J. of Microwaves, vol. 1, no. 1, pp. 481-493, Jan. 2021.

[R29]  F. J. Leal-Romo, J. E. Rayas-Sánchez, and J. L. Chávez-Hurtado, “Surrogate-based analysis and design optimization of power delivery networks,” IEEE Trans. Electromagnetic Compatibility, vol. 62, no. 6, pp. 2528-2537, Dec. 2020.

[R28]  G. Rafael-Valdivia and J. E. Rayas-Sánchez, “The second IEEE MTT-S Latin America microwave conference [Conference Report],” IEEE Microwave Magazine, vol. 21, no. 1, pp. 114-118, Jan. 2020.

[R27]  A. Viveros-Wacher, J. E. Rayas-Sánchez, and Z. Brito-Brito, “Analog gross fault identification in RF circuits using neural models and constrained parameter extraction,” IEEE Trans. Microwave Theory Techn., vol. 67, no. 6, pp. 2143-2150, Jun. 2019.

[R26]  I. Lomelí-Illescas, S. A. Solis-Bustos, and J. E. Rayas-Sánchez, “A tool for the automatic generation and analysis of regular analog layout modules,” Elsevier Integration - the VLSI Journal, vol. 65, pp. 81-87, Mar. 2019.

[R25]  F. E. Rangel-Patiño, J. E. Rayas-Sánchez, A. Viveros-Wacher, J. L. Chávez-Hurtado, E. A. Vega-Ochoa, and N. Hakim, “Post-silicon receiver equalization metamodeling by artificial neural networks,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 4, pp. 733-740, Apr. 2019.

[R24]  F. E. Rangel-Patiño, A. Viveros-Wacher, J. E. Rayas-Sánchez, I. Durón-Rosales, E. A. Vega-Ochoa, N. Hakim and E. López-Miralrio, “A holistic formulation for system margining and jitter tolerance optimization in industrial post-silicon validation,” IEEE Trans. Emerging Topics Computing, vol. 8, no. 2, pp. 453-463, Apr.-Jun. 2020. (published online: 29 Sep. 2017).

[R23]  J. E. Rayas-Sánchez and G. E. Ponchak, “The first IEEE MTT-S Latin America microwave conference [Conference Report],” IEEE Microwave Magazine, vol. 18, no. 6, pp. 128-131, Sep.-Oct. 2017.

[R22]  F. E. Rangel-Patiño, J. L. Chávez-Hurtado, A. Viveros-Wacher, J. E. Rayas-Sánchez, and N. Hakim, “System margining surrogate-based optimization in post-silicon validation,” IEEE Trans. Microwave Theory Techn., vol. 65, no. 9, pp. 3109-3115, Sep. 2017.

[R21]  J. L. Chavez-Hurtado and J. E. Rayas-Sánchez, “Polynomial-based surrogate modeling of RF and microwave circuits in frequency domain exploiting the multinomial theorem,” IEEE Trans. Microwave Theory Techn., vol. 64, no. 12, pp. 4371-4381, Dec. 2016.

[R20]  J. E. Rayas-Sanchez, “Power in simplicity with ASM: tracing the aggressive space mapping algorithm over two decades of development and engineering applications,” IEEE Microwave Magazine, vol. 17, no. 4, pp. 64-76, Apr. 2016.

[R19]   J. C. Cervantes-González, J. E. Rayas-Sánchez, C. A. López, J. R. Camacho-Pérez, Z. Brito-Brito, and J. L. Chavez-Hurtado, “Space mapping optimization of handset antennas considering EM effects of mobile phone components and human body,” Int. J. RF and Microwave CAE, vol. 26, no. 2, pp. 121-128, Feb. 2016.

[R18]  J. E. Rayas-Sánchez, J. L. Chavez-Hurtado, and Z. Brito-Brito, “Design optimization of full-wave EM models by low-order low-dimension polynomial surrogate functionals,” Int. J. Numerical Modelling: Electron. Networks, Dev. Fields, vol. 30, no. 3-4, e2094, May-Aug. 2017. (published online: Sep. 2015).

[R17]  L. M. Aguilar-Lobo, J. R. Loo-Yau, J. E. Rayas-Sánchez, S. Ortega-Cisneros, P. Moreno, and J. A. Reynoso-Hernández, “Application of the NARX neural network as a digital predistortion technique for linearizing microwave power amplifiers,” Microwave and Optical Technology Letters, vol. 57, no. 9, pp. 2137-2142, Sep. 2015.

[R16]   J. E. Rayas-Sánchez, D. Pasquet, B. Szendrenyi, and M. S. Gupta, “MTT-S Mexico trip: addressing the RF and microwave community in Mexico,” IEEE Microwave Magazine, vol. 16, pp. 104-107, Aug. 2015.

[R15]  R. Murphy, R. Torres, J. E. Rayas-Sánchez, A. Reynoso, M. Maya-Sánchez, A. Henze, A. Zozaya, P. del Pino, J. Pena, G. Rafael-Valdivia, “R&D in Latin America: RF and microwave research in Latin America,” IEEE Microwave Magazine, vol. 15, pp. 97-103, May 2014.

[R14]  V. Gutiérrez-Ayala and J. E. Rayas-Sánchez, “Neural input space mapping optimization based on nonlinear two-layer perceptrons with optimized nonlinearity,” Int. J. RF and Microwave CAE, vol. 20, pp. 512-526, Sep. 2010.

[R13]  Q. S. Cheng, J. W. Bandler and J. E. Rayas-Sánchez, “Tuning-aided implicit space mapping,” Int. J. RF and Microwave CAE, vol. 18, pp. 445-453, Sep. 2008.

[R12]  J. E. Rayas-Sánchez and V. Gutiérrez-Ayala, “EM-based Monte Carlo analysis and yield prediction of microwave circuits using linear-input neural-output space mapping,” IEEE Trans. Microwave Theory Tech., vol. 54, pp. 4528-4537, Dec. 2006.

[R11]  J. E. Rayas-Sánchez, F. Lara-Rojo and E. Martínez-Guerrero, “A linear inverse space mapping (LISM) algorithm to design linear and nonlinear RF and microwave circuits,” IEEE Trans. Microwave Theory Tech., vol. 53, pp. 960-968, Mar. 2005.

[R10]  J. E. Rayas-Sánchez, “A frequency-domain approach to interconnect crosstalk simulation and minimization,” Elsevier Microelectronics Reliability, vol. 44, pp. 673-681, Apr. 2004.

[R9]    J. E. Rayas-Sánchez, “EM-based optimization of microwave circuits using artificial neural networks: the state of the art,” IEEE Trans. Microwave Theory Tech., vol. 52, pp. 420-435, Jan. 2004.

[R8]    J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neural inverse space mapping (NISM) for EM-based microwave design,” Int. J. RF and Microwave CAE, vol. 13, pp. 136-147, Mar. 2003.

[R7]    J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Expanded space mapping EM based design framework exploiting preassigned parameters,” IEEE Trans. Circuits Sys. I, vol. 49, pp. 1833-1838, Dec. 2002.

[R6]    J. W. Bandler, J. E. Rayas-Sánchez and Q. J. Zhang, “Yield-driven electromagnetic optimization via space mapping-based neuromodels,” Int. J. RF and Microwave CAE, vol. 12, pp. 79-89, Jan. 2002.

[R5]    J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Broadband physics-based modeling of microwave passive devices through frequency mapping,” Int. J. RF and Microwave CAE, vol. 11, pp. 156-170, May 2001.

[R4]    J. W. Bandler, N. Georgieva, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “A generalized space mapping tableau approach to device modeling,” IEEE Trans. Microwave Theory Tech., vol. 49, pp. 67-79, Jan. 2001.

[R3]    M. H. Bakr, J. W. Bandler, K. Madsen, J. E. Rayas-Sánchez and J. Søndergaard, “Space mapping optimization of microwave circuits exploiting surrogate models,” IEEE Trans. Microwave Theory Tech., vol. 48, pp. 2297-2306, Dec. 2000.

[R2]    M. H. Bakr, J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neural space mapping optimization for EM-based design,” IEEE Trans. Microwave Theory Tech., vol. 48, pp. 2307-2315, Dec. 2000.

[R1]    J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neuromodeling of microwave circuits exploiting space mapping technology,” IEEE Trans. Microwave Theory Tech., vol. 47, pp. 2417-2427, Dec. 1999.

            Book Chapters

[BC4] F. E. Rangel-Patiño and J. E. Rayas-Sánchez, “Surrogate-based modeling and design optimization techniques for signal integrity in high-performance computer platforms,” in Surrogate Modeling for High-Frequency Design: Recent Advances, S. Koziel and A. Pietrenko-Dabrowska, Ed., Singapore: World Scientific Pub. Europe, 2022, ch. 5, pp. 153-211.

[BC3] J. E. Rayas-Sánchez, “Artificial neural networks and space mapping for EM-based modeling and design of microwave circuits,” in Surrogate-Based Modeling and Optimization: Applications in Engineering, S. Koziel and L. Leifsson, Ed., New York, NY: Springer, 2013, ch. 7, pp. 147-169.

[BC2] J. E. Rayas-Sánchez, “Neural space mapping methods for EM-based yield estimation,” in Simulation-Driven Design Optimization and Modeling for Microwave Engineering, S. Koziel, X-S Yang, and Q. J. Zhang, Ed., London, England: Imperial College Press, 2013, ch. 11, pp. 271-310.

[BC1] J. E. Rayas-Sánchez, “Electromagnetics-based design using artificial neural networks,” in Special Topics of EMC at Chip and System Levels, D. Lupi, Ed., Buenos Aires, Argentina: Dunken, Programa CYTED (Programa Iberoamericano de Ciencia y Tecnología para el Desarrollo), 2006, ch. 3, pp. 75-129 .

            Conference Papers

[C114] F. E. Rangel-Patiño, A. Viveros-Wacher, S. D. Rodriguez-Saenz, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, and H. Shival, “PCIe Gen6 physical layer equalization tuning by using unsupervised and supervised machine learning techniques,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2023), San Jose, Costa Rica, Dec. 2023, pp. 105-108.

[C113] K. G. López-Araiza, F. E. Rangel-Patiño, J. E. Ascencio-Blancarte E. A. Vega-Ochoa, J. E. Rayas-Sánchez, and O. Longoria-Gándara, “A multi-stage CTLE design and optimization for PCI Express Gen6.0 link equalization,” in IEEE Latin American Electron Devices Conf. (LAEDC), Puebla, Mexico, Jul. 2023, pp. 1-4.

[C112] F. E. Rangel-Patiño, A. Viveros-Wacher, C. Rajyaguru, E. A. Vega-Ochoa, S. D. Rodriguez-Saenz, J. L. Silva-Cortes, H. Shival, and J. E. Rayas-Sánchez, “PCIe Gen5 physical layer equalization tuning by using K-means clustering and Gaussian process regression modeling in industrial post-silicon validation,” in IEEE MTT-S Int. Conf. Numer. EM Mutiphysics Modeling Opt. (NEMO-2023), Winnipeg, Canada, Jun. 2023, pp. 126-129.

[C111] F. E. Rangel-Patiño, A. Viveros-Wacher, C. Rajyaguru, E. A. Vega-Ochoa, S. D. Rodriguez-Saenz, J. L. Silva-Cortes, H. Shival, and J. E. Rayas-Sánchez, “Equalization tuning of the PCIe physical layer by using machine learning in industrial post-silicon validation,” in IEEE MTT-S Int. Microwave Symp. Dig., San Diego, CA, Jun. 2023, pp. 628.

[C110] J. E. Rayas-Sánchez and J. W. Bandler, “Basic space mapping: a retrospective and its application to design optimization of nonlinear RF and microwave circuits,” in European Microwave Conf. (EuMC-2022), Milan, Italy, Sep. 2022, pp. 12-15.

[C109] J. E. Rayas-Sánchez and J. W. Bandler, “System-level measurement-based design optimization by space mapping technology,” in IEEE MTT-S Int. Microwave Symp. Dig., Denver CO, Jun. 2022, pp. 118-120.

[C108] A. Pietrenko-Dabrowska, S. Koziel, J. W. Bandler and J. E. Rayas-Sánchez, “EM-driven tolerance optimization of compact microwave components using response feature surrogates,” in IEEE MTT-S Int. Microwave Symp. Dig., Denver CO, Jun. 2022, pp. 107-110.

[C107] A. E. Moreno-Mojica, J. E. Rayas-Sánchez, and F. J. Leal-Romo, “Optimizing a buck voltage regulator and the number of decoupling capacitors for a PDN application,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2021), Cali, Colombia, May 2021, pp. 1-4.

[C106] R. J. Ruiz-Urbina, F. E. Rangel-Patiño, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, and O. Longoria-Gándara, “Transmitter and receiver equalizers optimization for PCI Express Gen6.0 based on PAM4,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2021), Cali, Colombia, May 2021, pp. 1-4.

[C105] A. E. Moreno-Mojica, J. E. Rayas-Sánchez, and F. J. Leal-Romo, “Power delivery network impedance profile and voltage droop optimization,” in European Microwave Conf. (EuMC-2020), Utrecht, The Netherlands, Jan. 2021, pp. 260-263.

[C104] R. Loera-Díaz and J. E. Rayas-Sánchez, “An objective function formulation for circuit parameter extraction based on the Kullback-Leibler distance,” in IEEE MTT-S Int. Microwave Symp. Dig., Los Angeles, CA, Aug. 2020, pp. 80-82.

[C103] J. E. Rayas-Sánchez, F. E. Rangel-Patiño, B. Mercado-Casillas, F. Leal-Romo, and J. L. Chávez-Hurtado, “Machine learning techniques and space mapping approaches to enhance signal and power integrity in high-speed links and power delivery networks,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2020), San Jose, Costa Rica, Feb. 2020, pp. 1-4.

[C102] B. Mercado-Casillas and J. E. Rayas-Sánchez, “Towards signal-power integrity analysis by efficient power delivery network lumped models obtained from parameter extraction,” in Int. Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2019), Montreal, Canada, Oct. 2019, pp. 1-3.

[C101]  J. E. Rayas-Sánchez and Z. Brito-Brito, “Applications of Broyden-based input space mapping to modeling and design optimization in high-tech companies in Mexico,” in European Microwave Conf. (EuMC-2019), Paris, France, Oct. 2019, pp. 272-275.

[C100]  R. J. Sánchez-Mesa, D. M. Cortés-Hernández, J. E. Rayas-Sánchez, Z. Brito-Brito, and L. de-la-Mora-Hernández, “EM parametric study of length matching elements exploiting an ANSYS HFSS Matlab-Python driver,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2018), Arequipa, Peru, Dec. 2018, pp. 1-3.

[C99]   F. Leal-Romo, J. L. Chávez-Hurtado, and J. E. Rayas-Sánchez, “Selecting surrogate-based modeling techniques for power integrity analysis,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2018), Arequipa, Peru, Dec. 2018, pp. 1-3.

[C98]   R. J. Sánchez-Mesa, D. M. Cortés-Hernández, B. Gálvez-Sahagún, J. E. Rayas-Sánchez, and Z. Brito-Brito, “A novel high-performance length matching element for high-speed interconnect differential channels,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2018), Arequipa, Peru, Dec. 2018, pp. 1-3.

[C97]   F. E. Rangel-Patiño, J. E. Rayas-Sánchez, and N. Hakim, “Transmitter and receiver equalizers optimization methodologies for high-speed links in industrial computer platforms post-silicon validation,” in Int. Test Conf. (ITC-2018), Phoenix, AZ, Oct. 2018, pp. 1-10.

[C96]   J. E. Rayas-Sánchez, F. E. Rangel-Patiño, A. Viveros-Wacher, J. L. Chávez-Hurtado, J. R. del-Rey, F. Leal-Romo, and Z. Brito-Brito, “Industry-oriented research projects on computer-aided design of high-frequency circuits and systems at ITESO Mexico,” in European Microwave Conf. (EuMC-2018), Madrid, Spain, Sep. 2018, pp. 588-591.

[C95]   A. Viveros-Wacher and J. E. Rayas-Sánchez, “Analog fault identification in RF circuits using artificial neural networks and constrained parameter extraction,” in IEEE MTT-S Int. Conf. Num. EM Mutiphysics Modeling Opt. (NEMO-2018), Reykjavik, Iceland, Aug. 2018, pp. 1-3.

[C94]   F. E. Rangel-Patiño, J. E. Rayas-Sánchez, A. Viveros-Wacher, E. A. Vega-Ochoa, and N. Hakim, “High-speed links receiver optimization in post-silicon validation exploiting Broyden-based input space mapping,” in IEEE MTT-S Int. Conf. Numer. EM Mutiphysics Modeling Opt. (NEMO-2018), Reykjavik, Iceland, Aug. 2018, pp. 1-3.

[C93]   F. Leal-Romo, J. L. Silva-Perales, C. López-Limón, and J. E. Rayas-Sánchez, “Optimizing phase settings of high-frequency voltage regulators for power delivery applications,” in IEEE Workshop on Signal and Power Integrity (SPI-2018), Brest France, May 2018, pp. 1-4 .

[C92]   F. E. Rangel-Patiño, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, and N. Hakim, “Direct optimization of a PCI Express link equalization in industrial post-silicon validation,” in IEEE Latin American Test Symp.  (LATS 2018), Sao Paulo, Brazil, Mar. 2018, poster.

[C91]   F. E. Rangel-Patiño, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, and N. Hakim, “Direct optimization of a PCI Express link equalization in industrial post-silicon validation,” in IEEE Latin American Test Symp.  (LATS 2018), Sao Paulo, Brazil, Mar. 2018, pp. 1-6.

[C90]   A. Viveros-Wacher, R. Baca-Baylón, F. E. Rangel-Patiño, M. A. Dávalos-Santana, E. A. Vega-Ochoa, and J. E. Rayas-Sánchez, “Jitter tolerance acceleration using the golden section optimization technique,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2018), Puerto Vallarta, Mexico, Feb. 2018, pp. 1-4.

[C89]   F. Leal-Romo, M. Cabrera-Gómez, J. E. Rayas-Sánchez, and D. M. García-Mora, “Design optimization of a planar spiral inductor using space mapping,” in Int. Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2017), San Jose, CA, Oct. 2017, poster.

[C88]   F. Leal-Romo, M. Cabrera-Gómez, J. E. Rayas-Sánchez, and D. M. García-Mora, “Design optimization of a planar spiral inductor using space mapping,” in Int. Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2017), San Jose, CA, Oct. 2017, pp. 1-3.

[C87]   F. Rangel-Patino, J. L. Chávez-Hurtado, A. Viveros-Wacher, J. E. Rayas-Sánchez, and N. Hakim, “Eye diagram system margining surrogate-based optimization in a server silicon validation platform,” in European Microwave Conf. (EuMC-2017), Nuremberg, Germany, Oct. 2017, pp. 540-543.

[C86]   J. E. Rayas-Sánchez and Z. Brito-Brito, “Academic and industrial research activities on RF and microwaves in Latin America: an overview,” in European Microwave Conf. (EuMC-2017), Nuremberg, Germany, Oct. 2017, pp. 536-539.

[C85]   J. E. Rayas-Sánchez, “A historical account and technical reassessment of the Broyden-based input space mapping optimization algorithm,” in IEEE MTT-S Int. Microwave Symp. Dig., Honolulu, HI, Jun. 2017, pp. 1-3.

[C84]   A. Corres-Matamoros, E. Martínez-Guerrero, and J. E. Rayas-Sánchez, “Design and validation of a portable radio-frequency diathermy prototype,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS-2017), Cozumel, Mexico, Jun. 2017, poster.

[C83]   A. Corres-Matamoros, E. Martínez-Guerrero, and J. E. Rayas-Sánchez, “Design and validation of a portable radio-frequency diathermy prototype,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS-2017), Cozumel, Mexico, Jun. 2017, pp. 93-96.

[C82]   I. Duron-Rosales, F. Rangel-Patino, J. E. Rayas-Sánchez, J. L. Chávez-Hurtado, and N. Hakim, “Reconfigurable FIR filter coefficient optimization in post-silicon validation to improve eye diagram for optical interconnects,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS-2017), Cozumel, Mexico, Jun. 2017, pp. 85-88.

[C81]   A. Corres-Matamoros, E. Martínez-Guerrero, and J. E. Rayas-Sánchez, “A programmable CMOS voltage controlled ring oscillator for radio-frequency diathermy on-chip circuit,” in Int. Caribbean Conf. Devices, Circuits, and Systems (ICCDCS-2017), Cozumel, Mexico, Jun. 2017, pp. 65-68.

[C80]   I. Lomelí-Illescas, S. A. Solis-Bustos, and J. E. Rayas-Sánchez, “Analysis of the implications of stacked devices in nano-scale technologies for analog applications,” in IEEE Latin American Test Symp. (LATS-2017), Bogota, Colombia, Mar. 2017, pp. 1-4.

[C79]   F. Leal-Romo, J. E. Rayas-Sánchez, and J. He, “Design of experiments implementation towards optimization of power distribution networks,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2017), Bariloche, Argentina, Feb. 2017, pp. 1-4.

[C78]   A. Viveros-Wacher and J. E. Rayas-Sánchez, “Eye diagram optimization based on design of experiments (DoE) to accelerate industrial testing of high speed links,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 1-3.

[C77]   F. Rangel-Patino, A. Viveros-Wacher, J. E. Rayas-Sánchez, E. A. Vega-Ochoa, I. Duron-Rosales, and N. Hakim, “A holistic methodology for system margining and jitter tolerance optimization in post-silicon validation,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 1-4.

[C76]  J. R. del-Rey, Z. Brito-Brito, J. E. Rayas-Sánchez, and N. Izquierdo, “Temperature effects in automotive-grade high speed interconnects,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2016), Puerto Vallarta, Mexico, Dec. 2016, poster.

[C75]  J. R. del-Rey, Z. Brito-Brito, J. E. Rayas-Sánchez, and N. Izquierdo, “Temperature effects in automotive-grade high speed interconnects,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 1-4.

[C74]   J. L. Chávez-Hurtado, J. E. Rayas-Sánchez, and Z. Brito-Brito, “Multiphysics polynomial-based surrogate modeling of microwave structures in frequency domain,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 1-3.

[C73]   I. Lomelí-Illescas, S. A. Solis-Bustos, V. H. Martínez-Sánchez and J. E. Rayas-Sánchez, “Synthesis tool for automatic layout generation of analog structures,” in IEEE ANDESCON Proc., Arequipa, Peru, Oct. 2016, pp. 1-4.

[C72]   J. L. Chávez-Hurtado and J. E. Rayas-Sánchez, “Polynomial-based surrogate modeling of microwave structures in frequency domain exploiting the multinomial theorem,” in IEEE MTT-S Int. Microwave Symp. Dig., San Francisco, CA, May 2016, pp. 1-3.

[C71]   J. E. Rayas-Sánchez, J. L. Chávez-Hurtado, and Z. Brito-Brito, “Enhanced formulation for polynomial-based surrogate modeling of microwave structures in frequency domain,” in IEEE MTT-S Int. Conf. Numer. EM Mutiphysics Modeling Opt. RF, Microw., Terahertz App. (NEMO-2015), Ottawa, ON, Aug. 2015, pp. 1-3.

[C70]   Z. Brito-Brito, J. E. Rayas-Sánchez, and J. L. Chávez-Hurtado, “Enhanced procedure to setup the simulation bounding box and the meshing scheme of a 3D finite element EM simulator for planar microwave structures,” in IEEE MTT-S Int. Microwave Symp. Dig., Phoenix, AZ, May. 2015, pp. 1-3.

[C69]   J. Rafael del-Rey, Z. Brito-Brito, and J. E. Rayas-Sánchez, “Impedance matching analysis and EMC validation of a low-cost PCB differential interconnect,” in IEEE Latin American Test Symp. (LATS-2015), Puerto Vallarta, Mexico, Mar. 2015, pp. 1-5.

[C68]   J. L. Chávez-Hurtado, J. E. Rayas-Sánchez, and Z. Brito-Brito, “Reliable full-wave EM simulation of a single-layer SIW interconnect with transitions to microstrip lines,” in COMSOL Conf., Boston, MA, Oct. 2014, pp. 1-5.

[C67]   L. M. Aguilar-Lobo, A. Garcia-Osorio, J. R. Loo-Yau, S. Ortega-Cisneros, P. Moreno, J. E. Rayas-Sánchez, and J. A. Reynoso-Hernández, “A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers,” in IEEE Int. Midwest Symp. Circuits Syst., College Station, TX, Aug. 2014, poster.

[C66]   L. M. Aguilar-Lobo, A. Garcia-Osorio, J. R. Loo-Yau, S. Ortega-Cisneros, P. Moreno, J. E. Rayas-Sánchez, and J. A. Reynoso-Hernández, “A digital predistortion technique based on a NARX network to linearize GaN class F power amplifiers,” in IEEE Int. Midwest Symp. Circuits Syst., College Station, TX, Aug. 2014, pp. 717-720.

[C65]   J. E. Rayas-Sánchez and Z. Brito-Brito, “Research activities on computer-aided modeling, design and optimization of RF and microwave circuits at ITESO Mexico” in IEEE MTT-S Int. Microwave Symp. Dig., Tampa, FL, Jun. 2014, pp. 1-3.

[C64]   Z. Brito-Brito, J. E. Rayas-Sánchez, J. C. Cervantes-González, and C. A. López, “Impact of 3D EM model configuration on the direct optimization of microstrip structures,” in COMSOL Conf., Boston, MA, Oct. 2013, pp. 1-5.

[C63]  J. C. Cervantes-González, C. A. López, J. E. Rayas-Sánchez, Z. Brito-Brito and G. Hernández-Sosa, “Return-loss minimization of package interconnects through input space mapping using FEM-based models,” in Proc. SBMO/IEEE MTT-S Int. Microwave Optoelectronics Conf. (IMOC-2013), Rio de Janeiro, Brazil, Aug. 2013, pp. 1-4.

[C62] J. E. Rayas-Sánchez, Z. Brito-Brito, J. C. Cervantes-González, and C. A. López, “Systematic configuration of coarsely discretized 3D EM solvers for reliable and fast simulation of high-frequency planar structures,” in IEEE Latin American Symp. Circuits and Systems Dig. (LASCAS 2012), Cuzco, Peru, Feb. 2013, pp. 1-4.

[C61]  D. Becerra-Pérez and J. E. Rayas-Sánchez, “Optimization of the stub-alternated and serpentine microstrip structures to minimize far-end crosstalk,” in IEEE Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2012), Tempe, AZ, Oct. 2012, pp. 109-112.

[C60]  J. E. Rayas-Sánchez, J. Aguilar-Torrentera, Z. Brito-Brito, J. C. Cervantes-González, and C. A. López, “EM simulation of a low-pass filter based on a microstrip defected ground structure,” in COMSOL Conf., Boston, MA, Oct. 2012, pp. 1-6.

[C59] J. E. Rayas-Sánchez and E. Estrada-Arámbula, “EM-based design optimization of microstrip lines traversing a rectangular gap in the reference plane,” in Int. Conf. on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Seville, Spain, Sep. 2012, pp. 197-200.

[C58]  J. E. Rayas-Sánchez and Q. J. Zhang, “On knowledge-based neural networks and neuro-space mapping,” in IEEE MTT-S Int. Microwave Symp. Dig., Montreal, Canada, Jun. 2012, pp. 1-3.

[C57]  F. Leal-Romo, R. Moreyra-González, and J. E. Rayas-Sánchez, “HFSS automated driver based on non-GUI scripting for EM-based design of high-frequency circuits,” in IEEE Latin American Symposium on Circuits and Systems (LASCAS 2012), Playa del Carmen, Mexico, Feb. 2012, pp. 1-4.

[C56]  J. E. Rayas-Sánchez and N. Vargas-Chávez, “A linear regression inverse space mapping algorithm for EM-based design optimization of microwave circuits,” in IEEE MTT-S Int. Microwave Symp. Dig., Baltimore, MD, Jun. 2011, pp. 1-4.

[C55]  J. E. Rayas-Sánchez, “EM-based design optimization of RF and microwave circuits using functional surrogate models,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Baltimore, MD, Jun. 2011.

[C54]  D. Becerra-Pérez and J. E. Rayas-Sánchez, “Driving Sonnet through a Python-based interface,” in Int. Review of Progress in Applied Computational Electromagnetics (ACES 2011), Williamsburg, VA, Mar. 2011, pp. 412-417.

[C53]  J. E. Rayas-Sánchez and N. Vargas-Chávez, “Design optimization of microstrip lines with via fences through surrogate modeling based on polynomial functional interpolants,” in IEEE Conf. Electrical Performance of Electronic Packaging and Systems (EPEPS 2010), Austin, TX, Oct. 2010, pp. 125-128.

[C52]  J. E. Rayas-Sánchez and D. E. Cordero-Baltazar, “Impact of base points distributions on the polynomial surrogate modeling of a substrate integrated waveguide with microstrip transitions,” in Electronics, Robotics and Automotive Mechanics Conf. (CERMA 2010), Cuernavaca, Mexico, Sep. 2010, pp. 705-710 .

[C51]  J. E. Rayas-Sánchez, J. Aguilar-Torrentera and J. A. Jasso-Urzúa, “Surrogate modeling of microwave circuits using polynomial functional interpolants,” in IEEE MTT-S Int. Microwave Symp. Dig., Anaheim, CA, May 2010, pp. 197-200.

[C50]  S. Ogurtsov, S. Koziel and J. E. Rayas-Sánchez, “Design optimization of a broadband microstrip-to-SIW transition using surrogate modeling and adaptive design specifications,” in Int. Review of Progress in Applied Computational Electromagnetics (ACES-2010), Tampere, Finland, Apr. 2010, pp. 878-883.

[C49]  L. N. Pérez-Acosta and J. E. Rayas-Sánchez, “Design of a CMOS second order band-pass continuous time filter using numerical optimization,” in IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS 2009), Cancun, Mexico, Aug. 2009, pp. 204-207.

[C48]  J. L. Chávez-Hurtado, E. Martínez-Guerrero and J. E. Rayas-Sánchez, “Design of reusable CMOS OTAs using CAD tools,” in IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS 2009), Cancun, Mexico, Aug. 2009, pp. 228-231.

[C47]  J. E. Rayas-Sánchez, “Neural Space Mapping Approaches to EM-based Statistical Analysis,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Boston, MA, Jun. 2009.

[C46]  J. E. Rayas-Sánchez and J. A. Jasso-Urzúa, “EM-based optimization of a single layer SIW with microstrip transitions using linear output space mapping,” in IEEE MTT-S Int. Microwave Symp. Dig., Boston, MA, Jun. 2009, pp. 525-528.

[C45] J. E. Rayas-Sánchez, “An improved EM-based design procedure for single-layer substrate integrated waveguide interconnects with microstrip transitions,” in IEEE MTT-S Int. Microwave Workshop Series in Region 9 (IMWS2009-R9) on Signal Integrity and High-Speed Interconnects, Guadalajara, Mexico, Feb. 2009, pp. 27-30.

[C44]  J. E. Rayas-Sánchez and V. Gutiérrez-Ayala, “A general EM-based design procedure for single-layer substrate integrated waveguide interconnects with microstrip transitions,” in IEEE MTT-S Int. Microwave Symp. Dig., Atlanta, GA, Jun. 2008, pp. 983-986.

[C43] Q. J. Zhang and J. E. Rayas-Sánchez, “Fast parametric models for EM design using neural networks and space mapping,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Atlanta, GA, Jun. 2008.

[C42]  L. N. Pérez-Acosta and J. E. Rayas-Sánchez, “A numerical optimization procedure to obtain SPICE MOSFET model level 1 parameters from model level 49,” in XIV International Workshop Iberchip (IWS2008), Puebla, Mexico, Feb. 2008, ISBN-13 978-968-7938-03-5.

[C41]  J. E. Rayas-Sánchez and V. Gutiérrez-Ayala, “EM-based parametric optimization of a transition from microstrip to substrate integrated waveguide interconnect,” in 9^th IEEE Latin-American Test Workshop (LATW2008), Puebla, Mexico, Feb. 2008, pp. 145-150.

[C40]  L. J. Roglá, J. E. Rayas-Sánchez, V. E. Boria and J. Carbonell, “EM-based space mapping optimization of left-handed coplanar waveguide filters with split ring resonators,” in IEEE MTT-S Int. Microwave Symp. Dig., Honolulu, HI, Jun. 2007, pp. 111-114.

[C39] L. N. Pérez-Acosta, J. E. Rayas-Sánchez and E. Martínez-Guerrero, “Optimal design of a classical CMOS OTA-Miller using numerical methods and SPICE      simulations,” in XIII International Workshop Iberchip (IWS2007), Lima, Peru, Mar. 2007, pp. 387-390.

[C38]  V. Gutiérrez-Ayala and J. E. Rayas-Sánchez, “High-frequency circuit design using a neural space-mapping algorithm based on a two-layer perceptron with optimized nonlinearity,” in Int. Conf. on Electronic Design Proc. (ICED2006), Veracruz, Mexico, Nov. 2006, pp. 90-95.

[C37] J. E. Rayas-Sánchez, “Linear-input and neural-output space mapping for highly accurate statistical analysis and yield prediction,” in Second Int. Workshop on Surrogate Modeling and Space Mapping for Engineering Optimization (SMSMEO-06), Lyngby, Denmark, Nov. 2006.

[C36] J. E. Rayas-Sánchez and V. Gutiérrez-Ayala, “EM-based statistical analysis and yield estimation using linear-input and neural-output space mapping,” in IEEE MTT-S Int. Microwave Symp. Dig., San Francisco, CA, June 2006, pp. 1597-1600.

[C35]  V. Gutiérrez-Ayala and J. E. Rayas-Sánchez, “Diseño de circuitos de alta frecuencia usando mapeo espacial neural con no-linealidad regulada,” in XII International Workshop Iberchip (IWS2006), San José, Costa Rica, March 2006, pp. 150-153.

[C34]  Q. J. Zhang, L. Zhang and J. E. Rayas-Sánchez, “Automated modeling and neuro space mapping for microwave design,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Long Beach, CA, June 2005.

[C33]  J. E. Rayas-Sánchez, “Electromagnetics-based design through inverse space mapping techniques,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Fort Worth, TX, June 2004.

[C32]  J. E. Rayas-Sánchez, F. Lara-Rojo and E. Martínez-Guerrero, “A linear inverse space mapping algorithm for microwave design in the frequency and transient domains,” in IEEE MTT-S Int. Microwave Symp. Dig., Fort Worth, TX, poster, June 2004.

[C31]  J. E. Rayas-Sánchez, F. Lara-Rojo and E. Martínez-Guerrero, “A linear inverse space mapping algorithm for microwave design in the frequency and transient domains,” in IEEE MTT-S Int. Microwave Symp. Dig., Fort Worth, TX, June 2004, pp. 1847-1859.

[C30]  J. E. Rayas-Sánchez and J. W. Bandler, “Yield optimization of microwave circuits using neural space mapping methods,” in 3rd Annual McMaster Optimization Conference: Theory and Applications (MOPTA 03), Hamilton, ON, July 2003.

[C29]  J. E. Rayas-Sánchez, “EM-based optimization of microwave circuits using artificial neural networks,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Philadelphia, PA, June 2003.

[C28]  J. E. Rayas-Sánchez, “A frequency-domain approach to interconnect crosstalk simulation and minimization,” in IX International Workshop Iberchip (IWS2003), Habana, Cuba, March, 2003.

[C27]  J. E. Rayas-Sánchez and J.W. Bandler, “EM-based design through neural space mapping methods,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Seattle, WA, June 2002.

[C26]  J. E. Rayas-Sánchez and J.W. Bandler, “Statistical design of high frequency electronic circuits using space mapping-based neuromodels,” in VIII International Workshop Iberchip (IWS2002), Guadalajara, Mexico, Apr. 2002.

[C25]  J. W. Bandler, J. E. Rayas-Sánchez and Q.J. Zhang, “Yield-driven EM optimization using space mapping-based neuromodels,” in 31st European Microwave Conf., London, England, Sep. 2001, vol. 2, pp. 117-120.

[C24]  J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Expanded space mapping optimization of microwave circuits exploiting preassigned parameters,” in 1st Annual McMaster Optimization Conference: Theory and Applications (MOPTA 01), Hamilton, ON, Aug. 2001.

[C23]  J. W. Bandler and J. E. Rayas-Sánchez, “Neural space mapping methods for device modeling and optimal design,” in 1st Annual McMaster Optimization Conference: Theory and Applications (MOPTA 01), Hamilton, ON, Aug. 2001.

[C22]  J. W. Bandler and J. E. Rayas-Sánchez, “Space Mapping Based Neuromodeling,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Phoenix, AZ, May 2001.

[C21]  J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Space mapping technology with applications in EM-based device modeling and statistical design,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Phoenix, AZ, May 2001.

[C20]  J. W. Bandler, M. H. Bakr, Q. S. Cheng, M. A. Ismail and J. E. Rayas-Sánchez, “Applications of space mapping optimization technology to filter design,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Phoenix, AZ, May 2001.

[C19]  M. H. Bakr, J. W. Bandler, Q. S. Cheng, M. A. Ismail and J. E. Rayas-Sánchez, “SMX—A novel object-oriented optimization system,” in IEEE MTT-S Int. Microwave Symp. Dig, Phoenix, AZ, May 2001, pp. 2083-2086.

[C18]  J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Expanded space mapping design framework exploiting preassigned parameters,” in IEEE MTT-S Int. Microwave Symp. Dig, Phoenix, AZ, May 2001, pp. 1151-1154.

[C17]  J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neural inverse space mapping EM-optimization,” in IEEE MTT-S Int. Microwave Symp. Dig., Phoenix, AZ, May 2001, pp. 1007-1010.

[C16]  J. W. Bandler, J. E. Rayas-Sánchez and Q. J. Zhang, “EM-based statistical analysis and yield optimization using space mapping based neuromodels,” in Micronet Annual Workshop, Ottawa, ON, Apr. 2001, pp. 69-70.

[C15]  J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Microwave device modeling exploiting generalized space mapping,” in First Int. Workshop on Surrogate Modeling and Space Mapping for Engineering Optimization, Lyngby, Denmark, Nov. 2000.

[C14]  M. H. Bakr, J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neural space mapping optimization for EM-based design of RF and microwave circuits,” in First Int. Workshop on Surrogate Modeling and Space Mapping for Engineering Optimization, Lyngby, Denmark, Nov. 2000.

[C13]  J. W. Bandler, J. E. Rayas-Sánchez, M. A. Ismail and M. H. Bakr, “Space mapping based device modeling and circuit optimization,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Boston, MA, June 2000.

[C12]  M. H. Bakr, J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neural space mapping EM optimization of microwave structures,” in IEEE MTT-S Int. Microwave Symp. Dig., Boston, MA, June 2000, pp. 879-882.

[C11]  J. W. Bandler, M. A. Ismail and J. E. Rayas-Sánchez, “Broadband physics-based modeling of microwave passive devices through frequency mapping,” in IEEE MTT-S Int. Microwave Symp. Dig., Boston, MA, June 2000, pp. 969-972.

[C10]  M. H. Bakr, J. W. Bandler, K. Madsen, J. E. Rayas-Sánchez and J. Søndergaard, “Space mapping optimization of microwave circuits exploiting surrogate models,” in IEEE MTT-S Int. Microwave Symp. Dig., Boston, MA, June 2000, pp. 1785-1788.

[C9]    J. W. Bandler, J. E. Rayas-Sánchez and Q. J. Zhang, “Software implementation of space mapping based neuromodels of microwave components,” in Micronet Annual Workshop, Ottawa, ON, Apr. 2000, pp. 67-68.

[C8]    J. W. Bandler, J. E. Rayas-Sánchez, F. Wang and Q. J. Zhang, “Realizations of Space Mapping based neuromodels of microwave components,” in AP2000 Millennium Conf. on Antennas & Propagation, Davos, Switzerland, Apr. 2000, vol. 1, pp. 460.

[C7]    J. W. Bandler, N. Georgieva, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “A generalized space mapping tableau approach to device modeling,” in 29th European Microwave Conf., Munich, Germany, Oct. 1999, vol. 3, pp. 231-234.

[C6]    J. W. Bandler, J. E. Rayas-Sánchez and Q. J. Zhang, “Neural modeling and space mapping: two approaches to circuit design,” in XXVI URSI General Assembly, Toronto, ON, Aug. 1999, p. 246.

[C5]    J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “New directions in model development for RF/microwave components utilizing artificial neural networks and space mapping,” in IEEE AP-S Int. Symp. Dig., Orlando, FL, July 1999, pp. 2572-2575.

[C4]    J. W. Bandler, M. A. Ismail, J. E. Rayas-Sánchez and Q. J. Zhang, “Neuromodeling of microwave circuits exploiting space mapping technology,” in IEEE MTT-S Int. Microwave Symp. Dig., Anaheim, CA, June 1999, pp. 149-152.

[C3]    J. W. Bandler, M. H. Bakr and J. E. Rayas-Sánchez, “Accelerated optimization of mixed EM/circuit structures,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Anaheim, CA, June 1999.

[C2]    J. W. Bandler and J. E. Rayas-Sánchez, “Circuit CAD and modeling through space mapping,” in IEEE MTT-S Int. Microwave Symp. Workshop Notes and Short Courses, Anaheim, CA, June 1999. 

[C1]    J. W. Bandler, J. E. Rayas-Sánchez and Q. J. Zhang, “Space mapping based neuromodeling of high frequency circuits,” in Micronet Annual Workshop, Ottawa, ON, Apr. 1999, pp. 122-123.