

Electronics II (02 SE048)

#### Lab Experiment 1 (option B): MOSFET Differential Amplifiers

#### Objectives

The general objective of this experiment is to contrast the practical behaviour of a real differential pair with its theoretical version. Other more specific objectives are:

- a) to reinforce practical techniques to measure the most important MOSFET internal parameters
- b) to verify the differential and common mode operation
- c) to design a MOSFET differential amplifier.

#### **Components and Instrumentation**

1 CD4007 (CMOS transistor array, see the appendix)

Several resistors (1% tolerance if possible, to facilitate matching the differential pairs)

Two variable DC power supplies (0 to 20 V)

A waveform generator

- A DMM with 21/2 or more digits and resistance measurement capability
- A two-channel oscilloscope with x10 or x1 probes

#### Theoretical Procedure, Part A

A simple and effective method for measuring  $V_{th}$  and K for an n-channel MOSFET is illustrated in Fig. 1. From Fig. 1a, explain how  $V_{th}$  can be calculated by reading the DVM voltage. Once  $V_{th}$  is known, explain how K can be calculated by reading the DVM voltage for the circuit in Fig. 1b.

A similar procedure can be used for p-channel MOSFETs. Fig. 2 shows the corresponding circuits. Explain the procedures to measure  $V_{th}$  and K for a P-MOSFET.

#### Lab Procedure, Part A

As seen in the appendix, the CD4007 CMOS array consists of 6 transistors, 3 p-channel and 3 n-channel, interconnected to some extent in order to reduce the number of IC pins required. One critical issue is that pins 14 and 7 are the substrate connections for all the p-channel and all the n-channel devices,



Fig. 1 A simple technique to measure the internal parameters of a nchannel MOSFET: (a) measuring  $V_{th}$ , (b) measuring K.

respectively. P-channel substrate (pin 14) must be connected to the most positive voltage supply in use, while the n-channel substrate (pin 7) must be connected to the most negative voltage supply in use. These connections must be done no matter what use is made of any device. Also notice from the appendix that the maximum voltage allowed between pin 14 and pin 7 is 18V, otherwise internal voltage breakdown may result.

Assemble the circuit shown in Fig. 1a for each of the three n-channel MOSFETs, and measure  $V_{th}$  for each of them.

Using a resistor R of a suitable value, assemble the circuit shown in Fig. 1b for each of the three nchannel MOSFETs, and measure K for each of them.

Assemble the circuit shown in Fig. 2a for each of the three p-channel MOSFETs, and measure  $V_{th}$  for each of them.

Using a resistor R of a suitable value, assemble the circuit shown in Fig. 2b for each of the three pchannel MOSFETs, and measure K for each of them.

Create a table to display  $V_{th}$  and K for each of the six MOSFETs, and indicate the value of R used. Label this table as "Table I".

#### **Theoretical Procedure, Part B**

Design a differential amplifier biased with a simple resistor using two of the n-channel MOSFETs available in a single CD4007. Use the internal parameter values previously measured for the transistors. Calculate the resistor values and the voltage supply values such that the DC operating current,  $I_{DSQ}$ , is 1 mA and the magnitude of the differential mode voltage gain,  $|A_d|$ , is 5. Calculate all the DC voltages and currents in the circuit.



channel MOSFET: (a) measuring  $V_{th}$ , (b) measuring K.

## Lab Procedure, Part B

Implement your differential amplifier designed. Use 1% tolerance resistors and make sure that they are as well-matched as you can make them (use your digital ohmmeter if necessary). Measure the DC voltages on all the nodes and calculate from them all currents in the circuit. Create a table to display all the DC values measured and the corresponding theoretical ones. Label this table as "Table II".

Measure the differential mode (single-ended) voltage gain and the common-mode voltage gain. As an input signal, use a generator to provide a sine wave of 1Vpp at 1KHz. Plot the corresponding waveforms as seen in the oscilloscope and create a table to compare your theoretical predictions with your lab measurements. Create a table to display all the voltage gains, measured and calculated. Label this table as "Table III".

## Report

Write a report including all the theoretical and lab procedures as well as your conclusions. Make sure to include in your report the 3 tables described before. For tables II and III, indicate the percentage of error of the quantities measured with respect to those calculated theoretically.

#### **Deadline and Assessment**

The deadline for submitting the report is on Wednesday September 17, 2003. The report can be written in either English or Spanish.

This lab experiment can be realized in teams of up to 3 students. The evaluation of the report will be as follows:

Periférico Sur Manuel Gómez Morín 8585 45090 Tlaquepaque, Jal., México



Quality of the report	30%
Accuracy of the theoretical analysis	30%
Lab measurements and procedures	40%

If the report is written in acceptable English, an extra 10% can be granted.

## TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS018

## CMOS Dual Complementary Pair Plus Inverter

High-Voltage Types (20-Volt Rating)

■ CD4007UB types are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits as shown in Fig. 2.

More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed.

The CD4007UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### Applications:

- Extremely high-input impedance amplifiers
- Shapers
- Inverters
- Threshold detector
- Linear amplifiers
- Crystal oscillators

# TERMINAL DIAGRAM Top View 02 (P) ORANT 10 14 SUBSTRATES GI(P)ORANH 02 (P) SUBCE 2 13 GI(P) SOURCE 3 12 OS (P) ORANH 02 GATES 3 12 OS (N) ORANH, OS (P) SOURCE 03 (P) ORANH 03 (P) ORANH 02 GATES 10 03 (P) ORANH 5 10 03 GATES 01 GATES 6 9 D3 GATES 10 (M) SOURCE 10 (M) ORANH

9203-24449

#### Features:

- Standardized symmetrical output characteristics
- Medium Speed Operation tpHL, tpLH = 30 ns (typ.) at 10 V
- 100% tested for quiescent current at 20 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C



#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LII	UNITS	
	MIN.	MAX.	
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	3	18	v

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS		
ISTIC	Vo	VIN	Voo					+25				
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	ĸ.	
Quiescent Dévice Current, IDD Max.	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ	
		0,10	10	0.5	0.5	15	15	-	0.01	0,5		
		0,15	15	1	1	30	30	-	0.01	1		
	-	0,20	20	5	5	150	150	-	0.02	5		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
(Sink) Current IOL Min. Output High (Source) Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		mA	
	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1			
	2.5	0,5	5	-2	1.8	-1.3	-1.15	-1.6	-3.2	-		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
IOH MILL	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	-		
Output Voltage:	-	0,5	-5	0.05 - 0			0	0.05				
Low-Level,	_	.0;10	10	0.05				-	0	0.05		
VOL WIAX.	-	0,15	15	]	0	.05		-	0	0.05	l v l	
Output Voltage:	-	0,5	5	4.95				4.95	5			
High-Level,	-	0,10	10	9.95				9.95	10			
VOH Min.	-	0,15	15	14.95				14.95	15	-		
Input Low	4.5	-	5			1		-	-	1		
Voltage,	9	-	10	2			-	-	2			
VIL Max. Inpút High Voltage,	13.5	-	15	2.5				-	—	2.5		
	0.5	-	5	4 4 -								
	1	-	10	8			8					
VIH Min.	1.5	-	15	12.5 12.5					-		1	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μA	

## **CD4007UB Types**

#### CD4007UB Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

a) Triple Inverters



9205-15350

(14,2,11); (8,13); (1,5); (7,4,9)

b) 3 -Input NOR Gate

9205-15349

-012

(13,2); (1,11); (12,5,8); (7,4,9)

#### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C; Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, $C_{L} = 50 \text{ pF}, R_{L} = 200 \text{ K}\Omega$

CHARACTERISTIC		CONDITIONS		LIMITS		
			V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	55	110	
	tPHL/		10	30	60	ns
	<b>IPLH</b>		15	25	50	1
Transition Time			5	100	200	
	THL,		10	50	100	ns
	ΠLH		15	40	80	1
Input Capacitance	CIN	Any Input		10	15	pF

۲ 2  $\bigcirc$ D2 (2<mark>03</mark> Ô. CHOS INPUT PROTECTION NETWORK Â ٠. ₫ PARASITIC AND DI = N<sup>‡</sup> TO P WELL D2= P<sup>‡</sup> TO SUBSTRATE R1 = I-5 KΩ R2= I5-30Ω CMOS OUTPUT PROTECTION NETWORK BETWEEN TERMINAL NOS. 1, 2, 4, 5, 8, 9, 11, 12, 13 AND THE CORRESPONDING DRAINS AND/OR SOURCES OOUTPUT 92CM - 28632 DI Vss

Fig. 1 - Detailed schematic diagram of CD4007UB showing input, output, and parasitic diodes.

c) 3-Input NAND Gate



(1,12,13); (2,14,11); (4,8); (5,9)



#### d) Tree (Relay) Logic



Fig. 2 - Sample CMOS logic circuit arrangements using type CD4007UB.

60-30-

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

3-15

(6,3,10); (8.5, 12);

(11,14); 7,4,9)

(6,3,10); (13,1,12);

(14,2,11); (7,9)





f) High Source-Current Driver



g) High Sink - and Source-Current Driver









Fig. 3 – Typical voltage-transfer characteristics for NAND gate.



Fig. 4 – Typical voltage-transfer characteristics for NOR gate.





h) Dual Bi-Directional Transmission Gating



COMMERCIAL CMOS HIGH VOLTAGE ICs

3

0-4-10 54-62 (1.372-1.574) 92CS-28635 DIMENSIONS AND PAD LAYOUT FOR CD4007UBH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mile  $(10^{-3} \text{ inch})$ .

80

LOAD CAPACITANCE (CL) - pF 92CS-24434RI

Fig. 12 - Typical propagation delay time vs. load capacitance.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated