

FET Small-Signal Models

Dr. José Ernesto Rayas Sánchez



Some figures of this presentation were taken from the instructional resources of the following textbook:
A. S. Sedra and K. C. Smith, *Microelectronic Circuits*. New York, NY: Oxford University Press, 2003.

1

Outline

- DC Bias + small-signal excitation
- Load lines
- Amplification process in FETs
- Small-signal models
- DC and small-signal analysis: example
- Manufacturing data sheets


DC Bias + Small-Signal Excitation



Dr. J. E. Rayas Sánchez

3


DC Bias + Small-Signal Excitation (cont)



A small variation of v_{gs} can produce a large variation in v_D




Amplification



Dr. J. E. Rayas Sánchez


4

DC Bias + Small-Signal Excitation (cont)



A small variation of v_{gs} can produce a large variation in v_D

→
Amplification




Dr. J. E. Rayas Sánchez

5

FET Small-Signal Models: Hybrid π Model

- Neglecting the output resistance, r_o



$$g_m = \left. \frac{\partial i_{DS}}{\partial v_{GS}} \right|_{v_{GS}=V_{GS}}$$

JFET:

$$g_m = 2K |V_{GS} - V_P|$$

$$g_m = \sqrt{4KI_D}$$

$$K = \begin{cases} I_{DSS} / V_P^2 \\ I_{SDS} / V_P^2 \end{cases}$$

MOSFET:

$$g_m = 2K |V_{GS} - V_{TH}|$$

$$g_m = \sqrt{4KI_D}$$


$$K = \begin{cases} \frac{1}{2} \mu_n C_{OX} \frac{W}{L} \\ \frac{1}{2} \mu_p C_{OX} \frac{W}{L} \end{cases}$$

Dr. J. E. Rayas Sánchez

6

FET Small-Signal Models: Hybrid π Model (cont)

- Considering the output resistance, r_o



JFET:

$$g_m = \sqrt{4KI_D}$$

$$K = \begin{cases} I_{DSS} / V_P^2 \\ I_{SDS} / V_P^2 \end{cases}$$

$$r_o = V_A / I_D = 1/(\lambda I_D)$$

MOSFET:

$$g_m = \sqrt{4KI_D}$$

$$K = \begin{cases} \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \\ \frac{1}{2} \mu_p C_{ox} \frac{W}{L} \end{cases}$$


$$r_o = V_A / I_D = 1/(\lambda I_D)$$

Dr. J. E. Rayas Sánchez

7

FET Small-Signal Models: Hybrid π Model (cont)

- Considering the substrate effect in a MOSFET,



$$g_m = \sqrt{4KI_D}$$

$$K = \begin{cases} \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \\ \frac{1}{2} \mu_p C_{ox} \frac{W}{L} \end{cases}$$

$$r_o = V_A / I_D = 1/(\lambda I_D)$$

$$g_{mb} = \eta g_m$$

γ is the body effect coefficient

$$\eta = \frac{\gamma}{2\sqrt{2\Phi_F + V_{SB}}}$$



$$0.3 \leq \gamma \leq 0.4$$

Φ_F is the work function of the silicon substrate or surface potential

Dr. J. E. Rayas Sánchez

8

DC and Small-Signal Analysis – Example



$R_D = 18\text{K}\Omega$
 $v_i = 1.816\text{V} + v_i$
 $K = 0.5\text{mA/V}^2$
 $V_{TH} = 1\text{V}$
 $\lambda = 0$


Bias point calculation (DC analysis)

$I_D = K(V_{GS} - V_{TH})^2$
 $I_D = 0.5\text{m}(1.816 - 1)^2 = 0.33\text{mA}$
 $V_{DS} = 10\text{V} - 0.33\text{mA}(18\text{K}\Omega) = 4\text{V}$


Dr. J. E. Rayas Sánchez

9

DC and Small-Signal Analysis – Example (cont)



Small-signal analysis (linear analysis)



$v_o = -g_m v_{gs} (R_D \parallel r_o) = -g_m R_D v_i$

$A_v = \frac{v_o}{v_i} = -g_m R_D$

$g_m = \sqrt{4KI_D} = \sqrt{4(0.5\text{m})(0.33\text{m})} = 0.816\text{m}\Omega^{-1}$

$A_v = -(0.816\text{m})(18\text{K}) = -14.69\text{V/V}$

$v_o = -14.69(75\text{mV}) = -1.1\text{V}$


$v_o = V_{DS} + v_o = 4\text{V} \pm 1.1\text{V}$

$v_{O\text{max}} = 5.1\text{V}$
 $v_{O\text{min}} = 2.9\text{V}$

Dr. J. E. Rayas Sánchez

10

DC and Small-Signal Analysis – Example (cont)



$$R_D = 18\text{K}\Omega$$

$$v_i = 1.816\text{V} + v_i$$


$$K = 0.5\text{mA/V}^2$$

$$V_{TH} = 1\text{V}$$

$$\lambda = 0$$

$$I_D = 0.33\text{mA}$$


$$V_{DS} = 4\text{V}$$



Dr. J. E. Rayas Sánchez

11

DC and Small-Signal Analysis – Example (cont)



$$R_D = 18\text{K}\Omega$$


$$v_i = 1.816\text{V} + v_i$$

$$K = 0.5\text{mA/V}^2$$

$$V_{TH} = 1\text{V}$$

$$\lambda = 0$$

Nonlinear analysis



$$I_D = K(V_{GS} - V_{TH})^2$$

$$I_{D\min} = 0.5\text{m}(1.741 - 1)^2 = 0.274\text{mA}$$

$$I_{D\max} = 0.5\text{m}(1.891 - 1)^2 = 0.397\text{mA}$$


$$v_{O\max} = V_{DD} - I_{D\min} R_D = 10\text{V} - 4.94\text{V} = 5.06\text{V}$$

$$v_{O\min} = V_{DD} - I_{D\max} R_D = 10\text{V} - 7.146\text{V} = 2.85\text{V}$$

Dr. J. E. Rayas Sánchez

12

DC and Small-Signal Analysis – Example (cont)



$$R_D = 18\text{K}\Omega$$

$$v_i = 1.816\text{V} + v_i$$


$$K = 0.5\text{mA/V}^2$$

$$V_{TH} = 1\text{V}$$

$$\lambda = 0$$

Dr. J. E. Rayas Sánchez

Nonlinear analysis





JFET Manufacturing Data Sheets

2N5457
2N5458
2N5459

MMBF5457
MMBF5458
MMBF5459

N-Channel General Purpose Amplifier



This device is a low level audio amplifier and switching transistors, and can be used for analog switching applications. Sourced from Process 55.



Absolute Maximum Ratings*

*TA = 25°C unless otherwise noted

Symbol	Parameter	Value	Units
V_{DG}	Drain-Gate Voltage	25	V
V_{GS}	Gate-Source Voltage	- 25	V
I_{GF}	Forward Gate Current	10	mA
T_J, T_{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Dr. J. E. Rayas Sánchez

14



JFET Manufacturing Data Sheets (cont)

Electrical Characteristics <small>TA = 25°C unless otherwise noted</small>							
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
$V_{(BR)GSS}$	Gate-Source Breakdown Voltage	$I_D = 10 \mu A, V_{DS} = 0$	-25			V	
I_{GSS}	Gate Reverse Current	$V_{GS} = -15 V, V_{DS} = 0$ $V_{GS} = -15 V, V_{DS} = 0, T_A = 100^\circ C$			-1.0 -200	nA nA	
$V_{GS(OFF)}$	Gate-Source Cutoff Voltage	$V_{DS} = 15 V, I_D = 10 nA$	5457 5458 5459	-0.5 -1.0 -2.0	-6.0 -7.0 -8.0	V V V	
V_{GS}	Gate-Source Voltage	$V_{DS} = 15 V, I_D = 100 \mu A$ $V_{DS} = 15 V, I_D = 200 \mu A$ $V_{DS} = 15 V, I_D = 400 \mu A$	5457 5458 5459	-2.5 -3.5 -4.5		V V V	
ON CHARACTERISTICS							
I_{DSS}	Zero-Gate Voltage Drain Current*	$V_{DS} = 15 V, V_{GS} = 0$	5457 5458 5459	1.0 2.0 4.0	3.0 6.0 9.0	5.0 9.0 16	mA mA mA
SMALL SIGNAL CHARACTERISTICS							
g_{fs}	Forward Transfer Conductance*	$V_{DS} = 15 V, V_{GS} = 0, f = 1.0 kHz$	5457 5458 5459	1000 1500 2000		5000 5500 6000	$\mu mhos$ $\mu mhos$ $\mu mhos$
g_{os}	Output Conductance*	$V_{DS} = 15 V, V_{GS} = 0, f = 1.0 kHz$			10	50	$\mu mhos$
C_{iss}	Input Capacitance	$V_{DS} = 15 V, V_{GS} = 0, f = 1.0 MHz$			4.5	7.0	pF
C_{rss}	Reverse Transfer Capacitance	$V_{DS} = 15 V, V_{GS} = 0, f = 1.0 MHz$			1.5	3.0	pF
NF	Noise Figure	$V_{DS} = 15 V, V_{GS} = 0, f = 1.0 kHz,$ $R_G = 1.0 megohm, BW = 1.0 Hz$				3.0	dB

Dr. J. E. Rayas

15

JFET Manufacturing Data Sheets (cont)




Dr. J. E. Rayas Sánchez

16

MOSFET Manufacturing Data Sheets

FAIRCHILD SEMICONDUCTOR **BS170 / MMBF170**
N-Channel Enhancement Mode Field Effect Transistor



Absolute Maximum Ratings		$T_A = 25^\circ\text{C}$ unless otherwise noted		
Symbol	Parameter	BS170	MMBF170	Units
V_{DS}	Drain-Source Voltage		60	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{M}\Omega$)		60	V
V_{GS}	Gate-Source Voltage		± 20	V
I_D	Drain Current - Continuous	500	500	mA
		- Pulsed	1200	
P_D	Maximum Power Dissipation	830	300	mW
		Derate Above 25°C		
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds	300		$^\circ\text{C}$

Dr. J. E. Rayas Sánchez

17

MOSFET Manufacturing Data Sheets (cont)

FAIRCHILD SEMICONDUCTOR **BS170 / MMBF170**
N-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)							
Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV_{DS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 100\ \mu\text{A}$	All	60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}$	All			0.5	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 15\text{ V}, V_{DS} = 0\text{ V}$	All			10	nA
ON CHARACTERISTICS (Note 1)							
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$	All	0.8	2.1	3	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 200\text{ mA}$	All		1.2	5	Ω
g_{FS}	Forward Transconductance	$V_{GS} = 10\text{ V}, I_D = 200\text{ mA}$	BS170		320		mS
		$V_{GS} \geq 2V_{DS(on)}, I_D = 200\text{ mA}$	MMBF170		320		
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	All		24	40	pF
C_{oss}	Output Capacitance		All		17	30	
C_{rss}	Reverse Transfer Capacitance		All		7	10	

Dr. J. E. Rayas Sánchez

18

MOSFET Manufacturing Data Sheets (cont)



BS170 / MMBF170
N-Channel Enhancement Mode Field Effect Transistor




Figure 1. On-Region Characteristics.




Figure 5. Transfer Characteristics.

MOSFET Manufacturing Data Sheets (cont)



BS170 / MMBF170
N-Channel Enhancement Mode Field Effect Transistor




Figure 6. Gate Threshold Variation with Temperature.