

## **Introduction to CMOS Logic Design**

Dr. José Ernesto Rayas Sánchez

May 3, 2007

# **Introduction to CMOS Logic Design**

**Dr. José Ernesto Rayas Sánchez**

Most figures of this presentation were taken from the instructional resources of the following textbook:  
A. S. Sedra and K. C. Smith, *Microelectronic Circuits*. New York, NY: Oxford University Press, 2003.

1

## **Outline**

---


- Technologies and logic families
- Transfer characteristics
- Transition and propagation times
- Modeling CMOS Inverters
- Matched CMOS Inverters
- Dynamic operation of CMOS inverters
- General structure of CMOS logic circuits
- Examples of CMOS logic gates
- Dimensioning transistors in CMOS logic circuits

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007


### Digital IC Technologies and Logic Families



Dr. J. E. Rayas Sánchez

3

### Typical Inverter Voltage Transfer Characteristic



Dr. J. E. Rayas Sánchez


4

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007

### Transition Times and Propagation Delays



Dr. J. E. Rayas Sánchez

5


### Ohmic Region (review)

If  $v_{GS} \geq V_{TH}$  and  $v_{DS}$  is small ( $v_{DS} \ll v_{GS} - V_{TH}$ ),

→ ohmic region or deep triode region

$$r_{DS} = \frac{v_{DS}}{i_{DS}} \approx \frac{1}{\mu_n C_{OX} \frac{W}{L} (v_{GS} - V_{TH})} = \frac{1}{2K(v_{GS} - V_{TH})}$$

for  $v_{DS}$  small



Dr. J. E. Rayas Sánchez


6

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007

### A CMOS Inverter




$$r_{DSN} \approx \frac{1}{\mu_n C_{OX} \frac{W_n}{L_n} (v_{GS} - V_{THn})}$$

$$r_{DSP} \approx \frac{1}{\mu_p C_{OX} \frac{W_p}{L_p} (v_{SG} - |V_{THp}|)}$$

Dr. J. E. Rayas Sánchez

7

### Transfer Characteristic of a Matched Inverter



Dr. J. E. Rayas Sánchez



8

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007

### A CMOS Inverter when $v_I = V_{DD}$





$$r_{DSN} \approx \frac{1}{\mu_n C_{OX} \frac{W_n}{L_n} (V_{DD} - V_{THn})}$$

Dr. J. E. Rayas Sánchez

9

### A CMOS Inverter when $v_I = 0V$



$$r_{DSP} \approx \frac{1}{\mu_p C_{OX} \frac{W_p}{L_p} (V_{DD} - |V_{THp}|)}$$

Dr. J. E. Rayas Sánchez



10

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007


### Inverter Current vs Input Voltage







Dr. J. E. Rayas Sánchez

11

### Dynamic Operation with a Capacitive Load



When  $v_I$  switches from 0 to  $V_{DD}$ :



Dr. J. E. Rayas Sánchez


12

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007

### Power Consumption with a Capacitive Load




The energy stored in  $C$  is:

$$W_C = \frac{1}{2} C(v_o(t))^2$$

when  $t = 0^-$  ( $C$  is fully charged)

$$W_C(t=0^-) = \frac{1}{2} C V_{DD}^2$$



which is the energy that must be dissipated by  $Q_N$  when  $C$  is discharged, and by  $Q_P$  when  $C$  is charged. Hence, the total energy per cycle is:


$$W_{total} = CV_{DD}^2 = \int_0^T P_D dt = P_D T$$

$$P_D = fCV_{DD}^2$$

Dr. J. E. Rayas Sánchez

13

### General Structure of CMOS Logic Circuits



Dr. J. E. Rayas Sánchez




14

## Introduction to CMOS Logic Design

Dr. José Ernesto Rayas Sánchez

May 3, 2007




### Pull-Down Networks - Examples



Dr. J. E. Rayas Sánchez

15

### Pull-Up Networks - Examples



Dr. J. E. Rayas Sánchez

16

## **Introduction to CMOS Logic Design**

Dr. José Ernesto Rayas Sánchez

May 3, 2007

### Examples...

---

Dr. J. E. Rayas Sánchez

17

### Dimensioning...

---

Dr. J. E. Rayas Sánchez

18